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SOMMARIO 
L'analisi in corrente continua delle piste di interconnessione nel PCB, può essere 
utile per valutare l’ IR drop e il rischio di rotture per elettromigrazione, oltre che per 
stimare la potenza dissipata per effetto Joule nelle piste. A tale scopo viene 
proposta una tecnica basata sul metodo ai volumi finiti con griglie cartesiane. 
Inoltre è stato appositamente introdotto un metodo vertex-centered per meglio 
rappresentare approssimativamente i bordi delle piste. Le densità di corrente sono 
state calcolate usando il central difference approximation method. Per le tipiche 
piste con bordi inclinati di 45°, sono stati discussi i volumi di controllo nei bordi 
inclinati e negli angoli. Per bordi di forma qualunque, è stata proposta una 
linearizzazione di tipo piecewise per segmentare i bordi in un numero di parti lineari 
e 16 tipi di triangoli rettangoli possono essere usati per delineare il confine. Inoltre 
la condizione necessaria e sufficiente per risolvere le distribuzioni dei parametri 
elettrici in piste con molti terminali è stata formulata, descritta e verificata per 
mezzo sia di reti resistive equivalenti della pista multi terminale, sia della 
risoluzione matematica di un’equazione matriciale che tenga conto delle condizioni 
iniziali delle correnti e tensioni ai terminali. Il risolutore elettrico è stato 
implementato in MATLAB al fine di verificarne  l'accuratezza e il miglioramento 
rispetto al metodo che utilizza solo celle rettangolari. Inoltre i campioni virtuali di 
prova sono stati  implementati anche con un programma commerciale agli elementi 
finiti per ottenere delle simulazioni di confronto.   
I substrati PCB giocano anche un ruolo importante come elementi che favoriscono 
la dissipazione di calore e la dispersione dei flussi termici (heat spreaders). L'altro 
metodo di simulazione di cui ci si è occupati coinvolge l'aspetto termico ed è 
basato sia sulla soluzione numerica FVM-based sia sulla soluzione analitica diretta 
della temperatura della struttura del PCB. In particolare la dispersione orizzontale 
del flusso termico nelle piste metalliche ed il contributo al trasferimento del calore 
nelle thermal vias sono stati tenuti in considerazione nella fase di risoluzione 
numerica e considerati come condizioni termiche al contorno addizionali per i 
substrati, che sono stati considerati invece come omogenei. Sono stati ugualmente 
introdotti i metodi per analizzare le strutture multistrato, le distribuzioni non uniformi 
del fattore di scambio termico sulle superfici e il contributo dei package dei 
componenti. Anche il risolutore termico basato su questa metodologia è stato 
sviluppato in MATLAB. I due risolutori, quello termico e quello elettrico sono stati 
integrati insieme per ottenere un’analisi combinata elettro-termica per indagare 
l'effetto Joule nelle piste. Parecchie strutture virtuali di test sono state 
implementate sia nel risolutore sia nel programma agli elementi finiti COMSOL per 
un confronto diretto. Si è verificato che la densità delle mesh ed il numero di 
autovalori scelto per le serie di Fourier sono i fattori che influenzano l'accuratezza. 
Infine i contributi verticale ed orizzontale al trasferimento del calore nelle thermal 
vias sono stati investigati attraverso il footprint layout di dispositivi power mosfet 
con il loro package, in modo da verificare la consistenza delle ipotesi formulate nel 
risolutore termico. Le comparazioni mostrano un accordo tra i risultati dei modelli e 
i risultati di riferimento, convalidano ulteriormente le metodologie proposte e gli 
algoritmi nei risolutori. Vantaggi e svantaggi delle metodologie proposte, sono stati 
discussi durante tutta l'analisi e le comparazioni. 
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ABSTRACT 
DC analysis of PCB tracks could be useful for evaluating both the IR drop and the 
influence of electromigration in tracks, as well as estimating the Joule heating rate 
for further thermal analysis. One methodology based on the Cartesian-grid Finite 
Volume Method is proposed to realize the DC analysis. A vertex-centered method 
is introduced for approximately reconstructing the track boundaries. The central 
difference approximation method has been used for calculating the current 
densities. For typical tracks with 45° inclined boundaries, the control volumes at the 
sloping boundaries and the bending corners are discussed. For general boundaries 
of arbitrary shape, a piecewise linearization method is proposed for segmenting the 
actual boundary into a number of linear pieces, and 16 types of right triangles can 
be used for delineating the boundary. Moreover, the necessary and sufficient 
condition for solving the electric distributions in multi-terminal tracks is discussed, 
described and verified through both the analysis of the equivalent resistor network 
in a multi-terminal track and the mathematical analysis of a matrix equation, which 
relates all the terminal currents and terminal electric potentials. A test solver has 
been programmed in the MATLAB in order to test the accuracy and the efficiency 
of the methodology, as well as its improvement compared to the traditional 
Cartesian-grid method with fully square mesh cells. The layout maps of tracks can 
be analyzed in the solver and used for generating the mesh grid. Four track layouts 
with linear or curvilinear boundaries have been tested and the corresponding CAD 
models were also built in the COMSOL for providing reference results in the 
comparisons.  
PCBs, as the carriers for electronic circuits, also play the role of heat sinks or heat 
spreaders for ICs and components. The other modeling methodology based on 
integrating both the FVM-based numerical solution and the Fourier-series-based 
analytical solution of temperature is proposed for thermal analysis of the PCB 
structure. Particularly, the heat spreading through tracks and the vertical heat 
transfer through vias are taken into account in the numerical way and regarded as 
additional thermal boundary conditions of insulating layers, which can be assumed 
homogeneous. Moreover, the methods for analyzing the multilayer structure, the 
non-uniform HTC distributions and the influence of the IC package are also 
discussed. A thermal solver has been developed in the MATLAB based on the 
methodology, and the test solver for current density analysis has been embedded 
within the thermal solver for further realizing the electrical-thermal coupled analysis 
of the Joule heating in tracks. Several layouts were modeled in the solver and in 
the COMSOL for testing the validity and investigating the influence factors of the 
analytical solution, the coupled analytical-numerical solution and the coupled 
electrical-thermal solution. Based on the analysis and the comparisons, the mesh 
density and the number of eigenvalues are the main influence factors. 
Furthermore, the vertical and horizontal heat transfer contributions of vias have 
been investigated through modeling the footprint layout of a power mosfet in order 
to test the modeling assumptions. The consistencies between the modeling results 
and the reference results can be found, which further validate the proposed 
methodologies and the algorithms of the solvers. Both the advantages and the 
defects of the methodologies have been discussed throughout the analysis and the 
comparisons. 
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1. A FVM-BASED METHODOLOGY FOR CURRENT DENSITY 
ANALYSIS OF PCB TRACKS  
1.1 Introduction 
1.1.1 Background 
Electromigration is one of the important failure mechanisms which affect the 
functionality and the lifetime of Integrated circuits and devices [1-3,32,34]. The 
reverse relationship between the electromigration-concerned MTTF (Mean Time To 
Failure) of metal conductors and the current density has been investigated and 
quantified by many authors [2-8]. Particularly, the analysis in those works was 
mainly based on the influence of DC current density. The continuous single-
directional momentum transfer from conducting electrons to metal atoms under 
high DC current in conductors could lead to severe electromigration. On the other 
hand, based on the experiments, J. Tao et al.[5,6] found that the MTTF of normal 
metal conductors (Al, Cu, etc.) with general AC currents (DC bias plus AC) is 
mainly determined by the MTTF under the DC bias for a large range of AC 
frequency [from mHz to MHz] when the conductor dimension satisfies that the 
influence of the skin effect can be neglected. Because under the condition of 
bidirectional current, the frequently alternating momentum transfer from the 
electrons to the atoms can suppress the generation of vacancies in the conductor. 
For the rectangular pulse current, B.K. Liew [7,8] concluded that the MTTF under 
pulse current can be approximately expressed as the product of the reciprocal of 
the square root of the duty cycle and the MTTF under the DC current that has the 
same amplitude as the pulse current. Hence, some current density verification tools 
[9,10] developed for aiding PCB design are also based on the analysis under the 
condition of constant currents even though most signals in tracks are not in DC 
forms.  
The methodology introduced in Section 1 is dedicated to the analysis of the DC 
electric distributions in PCB tracks as well. Actually, most field-analysis software 
can accomplish the work of simulating the DC electric distributions in metal 
conductors of arbitrary shape. However, preparing CAD models for a number of 
tracks in one PCB is quite a time-consuming job. Therefore, different models for 
current density estimation were developed based on the analysis of the 2-D layout 
data. Takashi M. et al.[11] developed one resistance extraction model for the two-
terminal conductors based on the Finite Element Method (FEM). B. Yang [12] 
further applied the similar algorithm to develop the resistor extraction model for 
analyzing the parasitic resistance of the source/drain metals of a DMOS circuit. 
Thorsten Adler et al.[13] integrated a current density simulator for straight PCB 
tracks in the current driven router tool. Göran Jerke and Jens Lienig [10] developed 
a FEM based tool for solving the current density distributions in the tracks used for 
current density verification in the PCB design. Some recent commercial tools 
[14,15] for current density estimation and IR drop analysis of PCB tracks were 
developed based on the cell-centered Finite Volume Method (FVM) [16,17]. 
1.1.2 Review of Modeling Methods 
Most numerical methods are based on some discrete approximations of continuous 
governing equations. In the FEM [18,19] the partial differential equations (PDE) 
valid in a domain are approximately solved by discretizing the unknown function as 
an expansion of a finite number of sub-functions, which usually are valid 
respectively in certain discrete regions of the domain. Each sub-function is then 
substituted back in the original PDE and usually a polynomial form of the governing 
equation can be obtained through the integration in the corresponding element 
region. Finally, by applying the initial boundary conditions, the final solution can be 
derived through solving the group of those equations obtained in each region. 
Particularly, for the problem of solving the DC distribution of electric potential, a 
linear algebraic equation [10] can be approximately used for representing the 
distribution of electric potential in each discretized region, thus the final solution 
has been piecewise linearized in the domain. For applying the FEM, most efforts 
have to be paid for generating the mesh and finding the proper forms of the 
expansion of the solution.  
FDM (Finite Difference Method) [19,20] is another classic numerical method for 
discretizing the PDEs. Based on the truncation of the Taylor series of the unknown 
function, different orders of the PDEs can be approximated in discrete regions with 
different orders of accuracy, which is mainly determined by the size of the element. 
The FVM [16,17] can be regarded as mathematically based on the FDM and 
physically based on the Gauss’s divergence theorem and the conservation law 
behind a problem. The FVM is usually preferred due to its inherent physical 
representation and the capability of dealing with complex structures through the 
integrations of the governing equations. In the FVM-based algorithm, the general 
mesh methods can be categorized into two kinds, the structured mesh method and 
the unstructured mesh method. In the structured mesh method, there are always 
some mesh grids for discretizing a structure, and most grids can be classified into 
two general types, the regular grid and the curvilinear body-fitted grid. In the 
unstructured mesh, there are not any regular mesh grids, but the discrete regions 
are only generated to reconstruct well the actual structure boundaries during the 
partition of a structure.  
Usually, more complex algorithms [16,21] are needed for generating the 
unstructured mesh compared to the regular girds used in the structured mesh. For 
the structured mesh, the curvilinear body-fitted grid method is suitable for a 
structure with boundaries of arbitrary shape and is generally applied in most CFD 
(Computational Fluid Dynamic) software. Nevertheless, compared to the regular 
grid, the disadvantage of the curvilinear method is the increased complexity in both 
the grid generation and solving the integration equations due to the possible 
changes of coordinate grids between different control volumes.  
Cartesian grid is the mostly used regular grid and is easier to be generated than 
other kinds of grid. Nevertheless, there is an apparent defect in the Cartesian grid 
that only rectangular boundaries can be well represented in a uniform grid without 
further consideration of fitting to the actual boundaries. If a structure includes an 
inclined linear boundary, under the square Cartesian grid, such boundary would be 
reconstructed in an irregular sawtooth boundary. Hence, the original Cartesian grid 
based on fully square control volumes is not suitable to a structure of arbitrary 
shape.  
Various kinds of immersed-boundary methods [22-25] in the field of fluid dynamic 
have been developed for well reconstructing the actual boundaries between the 
flowing fluid and the solid in the Cartesian grid. Generally the square cells at the 
boundaries are ’trimmed’ to match the actual boundaries in the algorithm. 
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Moreover, some linear or quadratic polynomials were used for approximating the 
unknown distributions at the boundaries like the FEM or some interpolation 
methods were applied for calculating the flux densities in the edges of the trimmed 
boundary cells based on the flux densities at other regular cell edges. Some 
Cartesian-based multi-level mesh methods [26-28] were also applied together with 
those boundary methods for further refining the irregular boundaries in order to 
achieve better consistencies in the boundaries.  
On the other hand, the accuracy of the finite difference approximation for 
calculating the gradients at cell edges highly depends on the cell size of the mesh. 
High accuracy can be obtained through finely meshing, especially in the irregular 
boundaries, where the flux density could be non-uniform. For the regions with more 
uniform distributions of the flux density, coarse mesh is generally sufficient. 
Therefore, the multi-level mesh-generation methods were developed not only for 
well reconstructing the structure, but also for increasing the accuracy and the 
efficiency from the mathematical point of view.   
Most of FVM methods are based on the cell-centered consideration [16] for 
analyzing a control volume, which means each square cell is considered a control 
volume and the flux density at each cell edge is calculated according to the finite 
difference approximation. In fact, any shapes of the control volume in a structure 
can be taken into account if the flux densities normal to the closed surface in each 
direction are given. Hence, the vertex-centered method [16, 29-30] or called node-
centered method was also proposed for finite-volume analysis, in which the control 
volumes are selected as surrounding the cell nodes instead of the cell centers. The 
vertex-centered method has been widely applied in the unstructured mesh, which 
is similar to the FEM mesh, because the solutions at the nodes of elements instead 
of the element centers are solved. 
Intuitively, the vertex-centered method (VCM) could be more efficient to recover the 
boundaries, because the nodes at the boundaries or close to the boundaries can 
be directly taken into account. By carefully selecting the control volumes 
surrounding such kinds of nodes, the boundaries could be well reconstructed. In 
this work, a piecewise linearization method based on the VCM is proposed for 
approximating the actual boundaries of PCB tracks, where the lines connected 
between boundary nodes are the approximate piecewise boundaries. In this way, 
the sawtooth boundaries generated from the cell-centered method with fully square 
control volumes (FSCCM) can be reduced or eliminated. Since in the proposed 
methodology, the ‘centers’ of the control volumes selected at the boundaries are 
usually the boundary nodes but not the real centers, some further discussions of 
the accuracy of such kind of selection will be given in Section 1.2 and Section 1.6.  
On the other hand, there are usually several terminals connected in a track. In 
order to analyze the steady-state electric distribution in a track, the initial conditions 
of the terminals should be given. Based on the analysis of the equivalent resistor 
network of a track and the matrix equation for solving the electric potential (EP) 
distribution based on the central difference approximation, the necessary and 
sufficient initial terminal condition for solving a multi-terminal track has been 
summarized. Both initial terminal currents and terminal electric potentials were 
taken into account. The analysis will be elaborated in Section 1.3. 
The theoretical fundamentals of the vertex-centered FVM within the Cartesian 
structured grid for DC continuity analysis of tracks are introduced in Section 1.2. 
Since the default sloping angle of a track is 45° from the horizontal or vertical 
straight parts in most PCB design tools, a specified algorithm for analyzing such 
kind of tracks and considering the bending corners is introduced in Section 1.4. An 
interpolation method has been also proposed for deriving the refined electric 
potential distribution in typical tracks with 45° inclined linear boundaries. In Section 
1.6, the approximate piecewise linearization method is introduced. The linear 
assumption given by [10] was used for deriving the current density at boundary 
nodes. 
Furthermore, In Section 1.7, a test solver based on the methodology is introduced, 
which was developed in the MATLAB. Several layout examples have been 
analyzed in the solver and modeled in the COMSOL Multiphysics for further testing 
the efficiency and the accuracy of the modeling methods.  
1.2 Vertex Centered Method in Cartesian Grid 
1.2.1 Finite Difference Approximation in VCM 
The governing equation for solving the current density distribution is based on the 
continuity of current: 
J = E = -  = 0 V       (1) 
By further applying Gauss’s divergence theorem, we can obtain the integral form of 
the previous continuity equation: 
J J dA 0
vol s
dv                                                                                               
(2) 
Which refers to the 
total current flowing 
across a closed 
surface of a control 
volume, and can be 
further expanded to the 
sum of the currents 
flowing across the 
control surfaces. 
Figure 1 shows the 
schematic of the 2D 
Cartesian-grid-based 
VCM square mesh 
applied on a piece of 
track and the closed dotted lines around the grid nodes delineate the regions of the 
control volumes.  
For the closed surface around the node Pc that includes four middle points Pn, Pw, 
Ps and Pe, the total currents flowing out can be expressed as follows: 
n
, , , ,
(J dA +J dA +J dA +J dA ) 0
( ) 0
e e w w n s s
e x w x n y s yJ dA J dA J dA J dA

    


                                                                  (3) 
In which, Je, Jw, Jn and Js represent the current densities at the four side-surfaces 
respectively. Je,x, Jw,x, Jn,y and Js,y are the x or y components of those current 
densities. Due to the small size of each square cell, the current densities at the 
 
Fig. 1 –  Schematic of the 2D structured mesh grid 
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middle points normal to the middle surfaces between any two adjacent nodes are 
approximately assumed as the average current densities normal to the 
corresponding surfaces.  
Therefore, the equation (3) can be further expressed in the following form: 
0
0
Pe Pw Pn Ps
Pe Pw Pn Ps
Pe Pw Pn Ps
Pe Pw Pn Ps
V V V V
dA
x x y y
V V V V
dl
x x y y
   
   
          
           
           
          
            
           


            (4) 
Since the thickness of the track is usually uniform for all the cells in one surface, 
the surface integral can be regarded as the integral at the closed boundary edges 
of a control volume, but the surface directions should be kept the same. Next, the 
electrical conductivities and the electric field strengths of the four points should be 
derived to solve the current densities.  
Particularly, the electrical conductivities in (4) may not be cancelled when the 
dependence on temperature is taken into account. The electrical conductivity of the 
middle point between the centers of two adjacent metal cells is regarded as the 
equivalent conductivity of the two cells. For example, σPs can be expressed as the 
equivalence of σC1 and σC2: 
1 2
1 2
2 C C
Ps
C C
 

 


                                                                   (5) 
Furthermore, the electrical resistivity of the grid node as a cell vertex is assumed 
equal to the arithmetic average of the electrical resistivity of its adjacent middle 
points that surround the vertex from the viewpoint of average temperature. For 
example, σPc can be expressed as follows: 
1 1 4
1 1 1 1
4
Pc
Pw Ps Pn PePc
Pw Ps Pn Pe

   
   
  
  
  
                                           (6) 
On the other hand, by applying the central difference approximation [16,19] based 
on the truncation of Taylor series, the electric field strength of each point in (4) can 
be approximately expressed with the second-order accuracy as the voltage 
between the two adjacent nodes in the corresponding direction divided by their 
distance. For example, the Taylor series expansions of the EP at Pc and PE can be 
expressed as: 
 
 
 
 
2
2
3
2
2
2
3
2
2
, ( )
2 2 2
2
, ( )
2 2 2
E
C
P Pe Pe Pe
Pe Pe
P Pe Pe Pe
Pe Pe
Lc
Lc V VLcV V x y V O Lc
x x
Lc
Lc V VLcV V x y V O Lc
x x

   
            


           
     
                      (7) 
Then the electric field strength at Pe along x-coordinate in its second-order 
accurate form can be obtained through deriving the difference of the upper two 
equations: 
3( )E E
P Pc P Pc
Pe C C
V V V VV
O Lc
x L L
  
   
 
                                (8) 
In which the truncation error as the sum of the higher order terms in the Taylor 
series is related to the element size. That is why better accuracy can be obtained in 
the refined mesh grid than coarse mesh grid in any FVM-based solver. In the same 
way, the approximate electric field strength along the y-coordinate at each middle 
point can also be derived. By applying such approximation, the equation (4) can be 
further expressed as follows:   
0
( ) 0
W NE
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Pw Pe Ps Pn Pc Pw P Pe P Ps PS Pn P
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    
 
        
   (9) 
On the other hand, if the square-cell centered method is applied, there are also 
four edges in a closed surface around the center of a cell. For example, for the cell 
center c1, the total currents flowing out the cell can be expressed as follows: 
1 2 4 1 1 3 5 1
1 2
1 2 1 3 1 4 2 2 5
0
( ) 0
C C C C C C C C
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C C C C
Pw Pm Ps Pm C Pw C Pm C Ps C Pm C
V V V V V V V V
L
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   
       
    
    
 
        
              (10) 
Particularly, in our methodology, for the control volumes selected for the nodes at 
the boundaries, usually the nodes are not the real centers of control volumes as 
generally selected in the literatures, such as the control volumes 1 and 2 for the 
two vertices of the insulating cell, and the volume 3 for PN in Fig.1. Under such 
selections, the accuracy of the approximation of the current densities normal to the 
control surfaces thus mainly depends on the actual distribution of the electric 
potential.  
As shown in the reference contours from the COMOSL that will be given in Section 
1.7, the EP contours near linear boundaries seem usually to be uniform and normal 
to the boundaries either. Hence, when a control surface is normal to a piece of 
such kind of boundary, the current density at the control surface can be 
approximately represented by the finite difference of two adjacent boundary nodes 
at two sides of the surface. For the control surfaces close to irregular boundaries, 
the accuracy of such approximation thus mainly depends on the size of discretized 
elements. Particularly, the electric field is usually stronger at the inner bending 
regions of tracks than other regions, like the corner region around Pvt3 in the 
volume 2, in which the lengths of the left and the low-side edges are just half of the 
normal cell edge. Hence, the current densities normal to such kind of half edge, 
such as the low-side edge between volume 1 and 2, could be better represented 
by the EP difference that includes the EP of a corner node (such as the difference 
between VPvt3 and VPvt4) than the difference between cell centers or other middle 
points (such as VPm2 and VPm3) that are further from the corner regions.  
Therefore, the length of each edge in a control volume is not always uniform in all 
directions like the control volume in the FSCCM, and not all the edges are effective 
due to the zero current flowing out the boundaries. Certainly, such control volumes 
consideration will further increase the complexity of the algorithm for finding the 
boundary nodes and bending corners compared to the one based on the general 
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cell-centered method. As shown in Section 1.4, there could be 24 types of bending 
corners in typical tracks.  
The fix closed-surface boundary in the FSCCM could constrain the reconstruction 
of the actual boundary of a structure. While in the VCM, as shown in Fig.1 the size 
and the shape of a control volume can be selected depending on the actual shape 
of the structure, so that the structure could be better reconstructed. As will be 
discussed in Section 1.6, such advantage of the vertex-centered method is quite 
useful in analyzing the structure with irregular boundaries.  
Generally, the expressions in the form of (9) for all the discretized integral regions 
can be summarized in a matrix equation: 
 gn pM V K                                                                          (11) 
In which, Mσ is the coefficient matrix of electrical conductivities and is in the 
dimension of Ngn×Ngn (Ngn represents the number of grid nodes in one track); Kp 
includes the operation results of the constant terms in all the sub-equations, such 
as the zero terms, or the constant terms when the EP of a node is already known. 
The array Vgn includes the unknowns of node EP. There are mainly two types of 
methods for solving the matrix equation, direct method and indirect method [16]. In 
the model for testing the methodology, we directly solved Vgn through one time of 
matrix left-division to avoid the errors generated in the indirect iteration method.  
1.2.2 Interpolation Method for Refining EP Distributions 
After deriving the EP distribution in the grid, the components of the current density 
at each node along both x and y directions can be calculated according to the 
second-order approximation method given in (9). For example, the current density 
at node Pc can be expressed as: 
,
,
2
2
W E
N
P P
x Pc Pc
PS P
y Pc Pc
V V
J
x
V V
J
x



 

 
 
                                                                       (12) 
Furthermore, the current densities along one certain direction at the middle points 
(such as Pw, Pe, Ps, Pn) between any two adjacent nodes can also be calculated, 
such as Jx,Pw and Jy,Pn. But to derive the current densities along the other direction 
for such middle points, the EPs of cell centers should be given. An interpolation 
method based on the second-order approximation method can be used for deriving 
the EPs of the centers. For example, for the cell center C2 in Fig.1, the closed 
surface integrations of the current density along the dotted boundaries between the 
center and its four vertices can be expressed in a similar way as (9). By assuming 
that the electrical conductivity in the cell is uniform, VC2 can be derived as follows: 
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2 2 2 2
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  
 
                   (13) 
After deriving the EPs of the cell centers, the EP of a middle point between two 
adjacent nodes can also be derived. For example, the corresponding integration 
and the EP of the middle point Ps can be expressed as: 
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   
  
 
  
                                   (14) 
In which the electrical conductivities at the middle points of the edges around Ps 
are assumed equal to that of the corresponding nodes. Finally, the total current 
densities and volume Joule heating rates of each node and each point can be also 
derived: 
2 2
N x yJ J J                                                                          (15) 
2 2 2E J = ( ) / /v x x y y x y NP E J E J J J J                        (16) 
However, there is a premise for solving (11) that some EPs of grid nodes should be 
known in advance, such as the EPs of the nodes belong to terminal pads 
connected to a track. Such conditions could not be totally given in the real 
application. Instead, the current delivered could be estimated by circuit simulations 
or analysis. Therefore, the matrix equation (11) should be expanded to include the 
boundary conditions of known terminal currents in order to consider the actual 
requirements.  
1.3 Necessary and Sufficient Condition For Solving DC Electric 
Distributions in Multi-Terminal Tracks 
1.3.1 Equivalent Resistor Network of A Six-Terminal Track  
Before proceeding to introduce the new sub-equations for terminal current 
conditions, the necessary and sufficient initial condition for solving the electrical 
distributions in a multi-terminal track will be first discussed. Intuitively, the electric 
distribution of a multi-terminal track network could be definitely solved only if the 
initial conditions of all terminals are given. However, such straight viewpoint is not 
fully right.  
Let us first regard a multi-terminal track as a multi-terminal resistor network that 
includes several branch resistors connected together through several junctions as 
shown in Fig.2. The EP at a junction is assumed uniform. Actually, when only one 
terminal is unknown, but other terminal currents or EPs are known, the track can 
also be solved. For example, assume that the initial condition of pad 3 is unknown 
but the terminal currents of other pads and the EP of pad 4, VP4 are known. The EP 
of the junction C, VC can be first derived by calculating the IR drop of the branch 
connected with pad 4. Then according to the Kirchhoff’s current law, VD, V5 and V6 
can be solved. Next, VB can be derived based on VC, as well as the total current 
flowing to the right half of the network. After that, V1 V2 and V3 can be easily 
derived in the same way. Similarly, when not all terminal currents are given, but 
instead some terminal EPs are given, the EPs of all the junctions and the unknown 
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pad 3 can also be derived. Hence, when there is only one unknown terminal, the 
track seems always able to be solved.  
Furthermore, let us analyze the case of two unknown terminals in the track. First, 
let us analyze the condition of two unknown terminals connected to the same 
junction. Assume that the 
initial conditions of pad 1 
and pad 2 are unknown, 
while the conditions of pad 
3, 4, 5 and 6 satisfy that VB 
and the current flowing to 
junction A can be derived. 
Hence, VA can be further 
known, as well as the total 
currents flowing in branch 
1 and branch 2. However, 
by giving a random EP for pad 1, one corresponding EP of the pad 2 can be 
derived under such conditions, so that countless pairs of initial conditions of pad 1 
and pad 2 are possible to satisfy the conditions at the junction A, and the track 
cannot be solved.  
On the other side, for the case of two unknown terminals connected with different 
junctions, it seems a little more complicated. For example, imagine the two 
unknown terminals are pad 3 and pad 5, while the initial conditions of other pads 
satisfy that VA , VB, VC and VD can be found, such as the EPs and the currents of 
pad 4 and pad 6 are known, as well as the EPs of pad 1 and pad 2. Under those 
conditions, pad 3 and pad 5 can still be solved. So what’s the difference between 
the two cases with two unknown terminal currents? Let us first assume that the 
eight initial conditions of the currents and the EPs for the rest pads are known in 
the first case in which pad 1 and pad 2 are unknown. For example, from VP4 and 
IP4, we can get VC, and from VP6 and IP6, we can get VD. With IP6, VD, VC, and the 
current between junctions D and C, ICD, we can further derive VP5 and IP5. In the 
same way, with IP4, ICD and VC we can derive VB. Therefore, the current or the EP 
of the pad 3 can be certainly derived if one of them is given. Finally, there are only 
five independent initial conditions in the eight initial conditions and the rest are 
redundant. Certainly, the five independent conditions can be other possible 
combinations of the five from the eight as long as there are maximum three 
independent known conditions for pad 5 and pad 6 in the five.   
In the case that pad 3 and pad 5 are unknown, if either the conditions of pad 1, 4 
and 6 or 2, 4 and 6 are given, it can be testified that each group of six conditions 
are independent and the track can be solved. Moreover, there are only three 
independent conditions in the four conditions of pad 1 and pad 2, because they 
connect the same junction. When any one condition of pad 4 or 6 is not given but 
any three initial conditions in pad 1 and pad 2 are given, the six independent initial 
conditions are still sufficient to solve the track. On the other hand, if only either pad 
4 or pad 6 is fully unknown, there will be only five independent conditions and we 
cannot solve the track.  
It seems that when the branches of any two unknown terminals are connecting with 
a same junction, the independent conditions are not enough to solve the track. For 
the case of only one fully unknown terminal discussed before and the case of two 
unknown terminals with the branches not connecting with the same junction, it can 
  
Fig. 2 –  Layout of a six-terminal track 
be found that there always exist six independent initial conditions at the other 
terminals, so that the track can be solved. It seems that when the number of 
independent conditions is equal to the number of terminals, the track can always 
be solved. Such theory seems also applicable to the case with more than two 
unknown terminals, such as the case that there are six independent conditions at 
pad 1, 3 and 5 while pad 2, 4 and 6 are unknown. Therefore, the intuitive 
judgement in the beginning of the subsection is just one particular condition based 
on the upper analysis.    
1.3.2 Necessary and Sufficient Condition 
Let us go back to analyze the matrix equation (11) to find if there is some inherent 
law already defined in the mathematics. In (11), when all terminal pad EPs are 
known, the EPs of grid nodes can be solved directly, and the conditions of pad EPs 
are all independent of each other. According to (9) and (11), by applying the 
method of Gaussian Elimination, the unknowns can be linearly expressed by all 
terminal EPs. Therefore, a terminal current, including all the currents flowing 
through the boundary edges between the track grid nodes and the terminal pad 
can be linearly expressed by the EPs of all the pads: 
1 (1,1) 1 (2,1) 2 ( ,1)
2 (1,2) 1 (2,2) 2 ( ,2)
1 (1, 1) 1 (2, 1) 2 ( , 1)
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v v v np np
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   
   
   
   
   
1 2 1(     ( ))
np
np npor I I I I 









    
                          (17) 
In which, np is the total number of the terminal pads; the quantity Cv represents the 
constant related to the EP of a pad (1 ~ np) for solving the current of the pad or 
another pad, and Cv is only depending on the track structure. The group equations 
show that any given pad current can be regarded as a combined boundary 
condition of all pad EPs. 
According to (17), it seems that given one known pad EP and other np-1 known 
conditions of pad EPs or pad currents, other unknown pad EPs and currents can 
be implicitly defined. That is why np initial conditions are necessary for solving a 
track. However, as discussed in the preceding subsection, when there are not an 
enough number of independent initial conditions, there is not a unique state in the 
track. From the point of view of (17), after substituting np known variables the 
group equations can be expressed as the matrix form of AM x = b. If the coefficient 
matrix AM is singular or ill conditioned after substituting np known variables which 
are not totally independent of each other, the unknowns in (17) could not be solved 
or correctly solved. To testify such inference, the layout in Fig.2 was analyzed. 
First, six groups of independent initial conditions were used to derive all the 
coefficients in (17) through simulations. Then By substituting a random group of 
initial conditions with some non-independent ones, we can check if AM is singular 
or ill conditioned. Such examinations have been done through the simulations in 
the test solver and will be elaborated in Section 1.7. Let us directly use the 
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conclusion of the examinations that the preceding inference is correct. Therefore, 
np independent initial conditions of the terminals as np independent variables in 
(17) are also necessary from the mathematical point of view. Other non-
independent known variables are redundant in (17), because np independent 
variables are already sufficient to derive all other terminal conditions. 
1.3.3 Representation of Initial Current Condition 
As discussed before, np independent known conditions could include both the 
terminal EPs and currents. Particularly, there should be at least one known pad EP 
in the known conditions, because np known currents just give np-1 independent 
known variables in (17). Certainly, although np known current conditions are not 
sufficient for solving the EP distribution, the current density can still be solved in a 
track. Therefore, when all pads currents are given but none of pad EPs is defined, 
one pad EP should be arbitrarily set to solve the solutions. 
Furthermore, since the length of each column or each row of Mσ in (11) is equal to 
the number of the grid nodes in the route part of a track and the number of 
unknown variables in the array Vgn, the known current conditions can be added in 
the matrix equation only if there are the same number of new variables added in 
Vgn. Or else, the matrix Mσ is never square and Vgn cannot be solved. When 
there are some independent known currents in the initial conditions, there should 
be also the same number of unknown or non-independent terminal EPs that can be 
the new unknowns in the Vgn. Substituting other non-independent known 
conditions will further make the equation not possible to be solved, because there 
are no other unknown EP variables that can be added in the Vgn. Therefore, np 
initial conditions are also necessary under such consideration.  
For the pad with a known current, the total current flowing from the pad to all 
connected route boundaries can be expressed as follows: 
1, 1 1, 1,1,1 1 1,1 1,1 1,2 1 1,2 1,2
1
, 1 1 , 1,1 1,1 , 1,2 1,2 , 1, 1, 1
( )( ) ( )
b b b
b b
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C V C V C V C V I   
   
  
     
        (18) 
In which, the subscripts p1,1, p1,2 … and p1,Nb refer to the Nb boundary edges of 
the meshing cells connected with the pad p1, which is set with a known current; the 
quantity A refers to the edge cross-section area; Cσ refers to the coefficient related 
to the electrical conductivity and the area at the contact boundary edges; Ip1 
represents the known current of the pad. If both the EP and the current of a pad 
are known and independent, the terms with the pad EP in (18) will be moved to the 
right side, together with the term of the known current: 
, 1,1 1,1 , 1,2 1,2 , 1 1 1kp kp kp kp kp kp kpC V C V C V I                                    (19) 
In which the subscript kp refers to the fully known pad.  
From the programming’s point of view, the matrix dimension is better to be kept as 
small as possible to save the time of the calculation. Hence, during defining the 
initial conditions of a track, all the known EPs of terminals should be defined first 
for further including as few as possible the current conditions. 
1.4 Modeling Method for Tracks with 45° Inclined Linear 
Boundary 
As mentioned in the first Section, usually the default sloping angle of a linear track 
is 45° in most PCB design tools. Generally, the Cartesian grid with uniform mesh 
cells can well reconstruct such boundaries. Let us check the closed integral 
surfaces in the sloping boundaries of the piece of a track shown in Fig.3 based on 
the VCM. The left map shows the actual boundary reconstruction of a 45° sloping 
track in a square mesh, while the right map shows the improved boundary 
reconstruction by filling right isosceles triangles and selecting proper integral 
volumes.  
Actually, according to the approximate integration method introduced in Section 
1.2, the triangle cells in such kind of boundary are already implicitly filled in the 
boundary regions except the bending corners. For example, the closed surface 
integration for the region around the vertex node Ptr2 can be expressed as follows 
based on the left layout map:  
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                                         (20) 
Which indicates that 
the final form of the 
closed surface 
integration is 
equivalent to that 
under the condition of 
filling triangles as 
shown in the right 
layout map. However, 
for the nodes in the 
bending corners, such 
as Pb1 and Pb3, 
some boundary edge 
is of different size 
from others after filling 
triangles, which should be accurately considered during modeling.  
Therefore, filling triangles in the sloping boundaries seem not to change the basic 
algorithm for deriving current density in the square meshing strategy, but only the 
coefficients in the corresponding integral equations of the nodes at the bending 
corners have to be changed depending on the number and the size of the effective 
boundary edges in the control volume. During modeling, some algorithm for finding 
these corners has to be developed either. The following figure shows the possible 
45° bending corners in general track layouts and their corresponding control 
volumes.  
  
Fig. 3 –  Schematic of filling triangles in the regular 
square mesh 
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Fig. 4 –  Schematics of the possible 45° external and internal bending corners in 
PCB tracks  
 
Apparently, the closed surface around a 45° bending corner always contains a half 
edge and the number of effective edges depends on the position of the corner.  
1.5 Derivation of Current Density at Track Boundary 
As discussed in Section 1.2, the EPs of cell centers can be derived by interpolating 
the EPs of four vertices of each cell. Similarly, the EP of the center boundary point 
of a triangle cell can also be derived by interpolating the EPs of its three vertices. 
For example, the EP of the boundary center Pctr in Figure 3 can be derived 
according to the second-order approximation method: 
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                             (21)   
Particularly, for deriving the current densities at the sloping boundaries and the 
bending corners as shown in Figure 4 or other kinds of boundary nodes as 
discussed in the next section, the current densities can be derived based on the 
following assumption of the linear EP distribution [10] in a triangle region: 
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                                         (22) 
In which, V1 , V2, and V3 refers to the EP of each node in the triangle; S refers to 
the determinant of the Jacob’s matrix of the triangle and is the twice of the triangle 
area, and the coefficients a0, a1 and a2 are derived based on the coordinates of the 
three nodes. According to (22), the current density at a boundary node is 
approximately considered equal to the equivalent current density in the triangle due 
to the constant gradients derived. Particularly, after the interpolation of the EP, we 
can select a small right isosceles triangle that includes a boundary node and two 
other middle points close to the node in order to obtain high accuracy of the current 
density. An example of such kind of triangle is the one constructed by Pb3, Pmw, 
and Pms shown in Fig.3. 
1.6 Piecewise Linearization of General Boundaries 
On the other hand, PCB tracks can also be designed in other shapes, such as with 
the linear boundaries not inclined in 45° or with curvilinear boundaries. Then the 
implicit consideration of the 45° line in the sawtooth boundaries in the general 
mesh of square cells could generate large discrepancies. However, by applying the 
VCM, as long as the current densities normal to the edges of a control volume are 
reasonably defined, the shape of each control volume can be arbitrarily selected 
depending on the actual boundary shape of a structure, such as the control volume 
selected for the bending corners introduced in the previous section. Therefore, the 
boundaries of arbitrary shape could be reconstructed by selecting proper control 
volumes for the boundary nodes.  
For examples, for the sloping linear boundary not inclined in 45° and the arc 
boundary shown in the following maps, their actual boundaries can be piecewise 
linearized by selecting the proper length of the edges in the trapezium control 
volumes in boundary triangles, which are generated by linearly connecting each 
pair of adjacent grid nodes at the boundaries. Particularly, in our linearization 
method, the short side of each boundary triangle should be an edge of some 
boundary mesh cell in order to obtain high accuracy of the linearization. 
 
 
  
Fig. 5 –   Piecewise linearization of a linear sloping boundary  
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Fig. 6 –   Piecewise linearization of an arc boundary  
 
Since the edges of the control volumes intersected with the boundaries are not 
normal to the boundaries as those control volume edges at the straight boundaries, 
the previous approximations based on the EP contours normal to the boundaries 
seem impossible to be used. However, for an actual boundary, after segmentation 
into many linear pieces, the electric field strength in each small-segmented region 
could be assumed uniform due to the small size of the volume and the good 
smoothness of the quasi-linearized segmented boundary. Hence, the current 
density normal to the edges of those trapeziums intersected with the boundaries 
could be also assumed uniform along the edge, so that the central difference 
approximation could still sufficiently represent such normal current density.  
Certainly, the larger number of grid nodes are there at the boundaries, the better is 
the accuracy of the linearization. To achieve an acceptable linearization, the typical 
strategy for positioning the grid nodes at or close to the boundary should be 
investigated. Let us continue the analysis by first supposing that a good mesh 
condition have already been reached. At the end of the section, a strategy to 
realize such kind of control through the multi-level refined mesh will be discussed.   
1.6.1 Selection and Calculation of Boundary Control Volumes 
As shown in the arc layout map, a triangle region magnified from the boundary that 
is surrounded by 6 nodes (Pv1, Pcn1, Pcn2, Pcn3, Pcn4, Pv2) can be segmented 
by 6 control volumes, as delineated in the dotted lines. As discussed before, the 
current densities at the boundaries of each segment volume can be derived 
according to the central difference approximation.  Particularly, since the triangle is 
not a right isosceles triangle, there is a small trapezium control volume under the 
square control volume surrounding Pcn1. The current density normal to the east 
edge of the vertex Pv1 can be approximately calculated based on the voltage 
between two middle points, Pvm and Pbm. Then the EP at Pbm can be derived 
based on the approximation of linear variation of the EP along the direction of the 
line that connects Pcn2 and Pcn7 due to the assumption of a uniform electric field 
in the small region. Therefore, the integrations for the closed surfaces around the 
boundary node Pv1 and the grid node Pcn2 can be expressed as:  
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In which, subscripts n, w and e refer to the north, west and east direction 
respectively. Either the electrical conductivities σ or the edge lengths l in a closed 
surface are differentiated from each other by indicating the direction and the node 
related, v1 or Pcn2. Particularly, the west edge for Pcn2 includes two parts, l’w,Pcn2 
and le,v1. Then the length of the edges in each trapezium control volume can be 
calculated through the geometric analysis in the triangles. For example, the west 
edge for each node in the middle triangle of the magnified region shown in Figure 6 
can be expressed as: 
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             (24) 
In which, the x-coordinate values of the nodes are used for calculating the middle 
edge length. Furthermore, for obtaining the current densities at the nodes in a 
boundary triangle, a right isosceles triangle can be selected for each node and the 
current densities can be derived based on (22). For example, for deriving the 
current density at node Pcn2 along the y-coordinate, the right isosceles triangle 
constructed by Pcn2, Pcn3, Pcn7 can be analyzed. 
Certainly, there are still some little imperfect voids between the piecewise 
linearized boundaries and the real boundaries. A straight method for improving the 
match is to increase the number of segmented lines that construct a curvilinear 
boundary. Anyway, since the triangle voids generated in the FSCCM has been 
reduced a lot, we can predict that by applying the piecewise linearization method, 
the accuracy can be improved.  
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1.6.2 A Strategy for Applying the Linearization Method in Multi-Level 
Mesh Grid 
However, there is a premise to apply the piecewise linearization method that the 
mesh should be specially refined in the boundaries in order to make the boundary 
occupied by a number of grid nodes. Such job could be done by the multi-level 
mesh strategies as mentioned in the first section. In order to achieve a well 
reconstructed boundary like upper figures, the acceptable refined cell size in such 
boundaries could be found by setting a maximum normal distance from the 
boundary nodes to the actual boundaries and a maximum normal distance from a 
segment of the actual boundary to the piecewise linearized boundary.  
The following figure shows a Cartesian-based three-level block-structured mesh 
[22] with the boundary modified after linearization. The orange line delineates the 
edges of the boundary cells that construct the triangle regions after the piecewise 
linearization. As shown in the figure the second-level refined mesh seems almost 
sufficient for applying the linearization method, but only a few third-level 
refinements are needed on the top of the curve, since it cuts into half regions of 
some second-level mesh cells. 
 
 
  
Fig. 7– Piecewise linearization of a curvilinear boundary based on the multi-level 
block-structured mesh 
1.7 Test Solver 
1.7.1 Brief Introduction 
So far, three methods have been proposed for analyzing the electric distributions in 
tracks, including the VCM-based algorithm for taking into account the bending 
corners and the 45° inclined linear boundaries, the necessary and sufficient 
condition for analyzing a multi-terminal track, and the approximate piecewise 
linearization method for analyzing general boundaries.  
In order to test these methods, a test solver (TS) was programmed in the MATLAB. 
Besides testing the accuracy and the efficiency of the VCM, the improvement of the 
accuracy compared to the FSCCM and the validity of the necessary and sufficient 
condition for analyzing multi-terminal tracks will be tested either. The mesh can be 
directly generated from the 2D layout map copied from a PCB design tool. The 
pixel information in a layout map can be analyzed and used for generating a 
uniform mesh and recognizing the different parts in a track. Certainly, there could 
be some errors in the dimension between a real layout and its layout figure. Hence, 
some previous work has to be done for calibrating and modifying the layout maps 
in some image processing software. On the other hand, the layout examples were 
also modeled in the COMSOL Multiphysics to obtain the reference results for 
comparison, and the efficiency of the methodology under uniform mesh can be 
further known either.  
The TS includes two parts of programs. One part is to realize the function of 
loading and analyzing 2D layout maps, as well as setting the parameters of tracks. 
The other part is to calculate electric distributions and output results. There are 
further three subroutines in the second part of the program. The first subroutine is 
based on the FSCCM, while the other two are based on the proposed 
methodology, one for typical tracks with 45° inclined linear boundaries and the 
other for the tracks with general boundaries.  
After loading a layout map, the structure parameters, such as the total length, the 
thickness and the ambient temperature of the tracks can be defined. Particularly, a 
graphical interface was programmed for setting the currents and EPs in the 
terminals. However, the user should analyze the track first, and only define the 
necessary independent conditions according to the previous analysis in Section 
1.3. 
For typical tracks, two levels of analysis can be realized in the model. The first-level 
analysis is done based on the meshing grid directly generated from the track layout 
map. For achieving higher accuracy of the results, the second-level analysis is 
based on further refining the first-level grid by doubling both the horizontal and the 
vertical grid densities. Particularly, during refinement new grid nodes in the right 
isosceles triangles along the track boundaries are created in order to keep the 
integrity of the boundaries. Moreover, further interpolation in the EP distribution can 
be realized for solving 
the distribution of the 
current density. 
The algorithm of the 
piecewise linearization 
method starts by first 
finding all boundary 
triangle regions and 
storing the indices of 
the nodes included. 
Fig.8 shows the 
searching paths for the 
boundary triangles in a 
 
Fig. 8  – Paths for searching boundary triangles 
19 
 
half-circle layout map. By evaluating the condition of the adjacent nodes around a 
triangle vertex or a boundary node in a triangle, eight types of the triangles can be 
recognized as shown in the figure. Hence, the right isosceles triangles in typical 
tracks are just the special cases of those triangles. Particularly, the nodes that start 
or end the non-straight boundaries should be marked on the layout map.  
Since the upper layout is just a half circle, only eight types of boundary triangles 
can be found. We can imagine that by symmetrically flipping the half circle, other 
eight types of triangles can be found. Such 16 types of triangles are the basic 
elements used for piecewise linearly reconstructing all kinds of boundaries.  
In all the subroutines, most functions were realized in the form of matrix operations 
in order to save the running time. There are more than 2000 lines of instructions in 
both subroutines based on the VCM for analyzing typical tracks and general tracks 
respectively. The running time for analyzing a track with about 15000 elements is 
several seconds in a laptop with a Pentium dual-core CPU and 4G memory. 
1.7.2 Modeling Results and Analysis 
The results from the TS are shown in the form of color-scale maps or contours in 
order to show clearly the field distributions and compare easily with those obtained 
from the COMSOL. In the COMSOL, 2D CAD models for the track maps of several 
examples were built. The number of mesh elements can be changed by adjusting 
the “maximum element size” in the “free mesh parameters…” dialog box. Then the 
“Conductive Media DC” module was selected for analyzing the track structure.  
During comparisons, the simulation results were first obtained from the test solver. 
Then by setting different mesh densities in the COMSOL model, the similar results 
of the maximum current densities and the voltage drop were found, so that the 
accuracy of the TS can be quantified as a certain meshing level in the COMSOL.  
Both the color-scale results and the contours for several layout examples are given 
in this section. In the results obtained from the MATLAB, the two coordinates refer 
to the matrix dimension of the results, while in the COMSOL results, the two 
coordinates refer to the actual length and width (in meters) of the layout maps.  
1.7.2.1 A Two-Terminal Track with 45° Inclined Linear Boundary 
In the two-terminal track layout shown on the right, the total number of elements in 
the yellow route part is 4892. The horizontal length of the track is set to about 
200mm, while the width is 17mm and the thickness is set to 18µm. The working 
temperature was set to 20°C in the 
TS. Since there is about 2‰ (17-
12 2 ) /17) difference in the width of 
the sloping parts between the actual 
structure and the map loaded in the 
model due to the uniform grid, two 
CAD models were built in the 
COMSOL. One is called EXM as with 
the exact dimension of the track, and 
the other is called LAM as with the 
same dimension of the layout map 
loaded in the TS.  
The simulations under three initial conditions of constant currents 7.5A, 10A and 
17.5A have been tested in the program based on VCM. Based on the comparison, 
 
 
Fig. 9 – Layout map of a two-terminal 
track with 45° inclined linear boundaries 
when the two COMSOL models were meshed with about 13000 elements in the 
route part by setting the maximum element size to 1mm, the maximum of the total 
current density JN was consistent with the first-level analysis in the TS. Moreover, 
when meshing the route part in about 61000 elements by setting the maximum 
element size to 0.46mm in the COMSOL, the results are consistent with the 
second-level analysis. The results of the IR drop and the current densities from 
both programs are shown in the following two tables. 
 
Table 1-1  IR Drop (V) results of the Layout in Fig.9 
 
Current 
(A) 
TS - Level 1 
Nm=4892 
Nn=5253 
TS - Level 2 
Nm=4892 
Nn=20573 
LAM  
Nm = 
13377 
EXM  
Nm = 
13045 
LAM  
Nm= 
61393 
EXM  
Nm = 
61298 
7.5 -0.117677 -0.117734 -0.117695 -0.117552 -0.117700 -0.117557 
10 -0.156901 -0.156978 -0.156927 -0.156736 -0.156933 -0.156742 
17.5 -0.274580 -0.274712 -0.274622 -0.274288 -0.274633 -0.274299 
 
 
Table 1-2  Current Density (A/mm
2
) results under 17.5A of the Layout in Fig.9 
 
Current  
Density 
TS - Level 1 
Nm=4892, 
Nn=5253 
TS - Level 2 
Nm=4892, 
Nn= 20573 
LAM  
Nm = 13377 
EXM  
Nm = 13045 
LAM  
Nm= 61393 
EXM  
Nm = 61298 
Jx 0~106.0 0~121.6 -1.4~108.1 0~107.5 -1.6~118.8 -1.7~118.7 
Jy -103.0~103.4 -118.5~119.0 -104.5~104.4 -104.4~104.5 -115.8~116.2 -115.7 ~116.1 
JN 0 ~111.5 0 ~128.1 0 ~110.9 0 ~110.3 0 ~128.7 0 ~128.5 
 
In upper tables, Nm represents the number of mesh elements in the route part and 
Nn represents the number of the grid nodes. First, we can see that the tiny 
difference in the width only generates about 1‰ errors in the IR drop through 
comparing the two COMSOL models. We can also estimate that the maximum IR 
drop difference would be about 2‰, the same as the difference in the width, when 
the track is fully sloping. Moreover, the difference in the width also generates 
negligible errors in the current densities according to the data from two COMSOL 
models.  
Second, we can see that the differences in the IR drop results between the TS and 
the LAM model are only at the level of 100ppm. Moreover, the results of IR drop 
from the analysis of two levels are also quite consistent, so that the coarse mesh 
seems sufficient for the analysis of the IR drop of the tracks with 45° inclined 
boundaries.  
Furthermore, the current density maximums along each coordinate are also 
consistent, as well as the maximum JN. Obviously, more refined meshing can 
increase the accuracy as we discussed the property of the approximation before. 
Let us further check the color-scale maps and the contours from the two programs. 
The results of the second-level analysis under the initial condition of 17.5A from the 
TS and the ones from the EXM with the refined mesh are given in the following 
figures.  
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Fig. 10 – Comparison of EP color-scale maps for the layout in Fig.9 under 17.5A 
 
 
Fig. 11 – Comparison of EP contours for the layout in Fig.9 under 17.5A 
 
 
Fig. 12 – Comparison of ID-X color-scale maps for the layout in Fig.9 under 17.5A 
 
 
Fig.13 – Comparison of ID-Y color-scale maps for the layout in Fig.9 under 17.5A 
 
 
Fig. 14 – Comparison of NID color-scale maps for the layout in Fig.9 under 17.5A 
 
 
Fig.15 – Comparison of NID contours for the layout in Fig.9 under 17.5A 
 
In which, ID-X and ID-Y refer to the current density along the x-coordinate and y-
coordinate respectively, and NID refers to the total current density. The consistent 
color-scale maps and contours between two programs further testify the accuracy 
of the TS. From the results, we can also find that the maximum current densities 
appear at the bending corners. Since these corner regions are included in the 
shortest path of the current, their distribution and current densities are quite similar 
to each other. 
Next, let us test the results under the initial voltage condition. The IR drop was set 
to 0.117677V in order to testify if the same electric distribution results can be 
obtained as the initial condition of 7.5A. The corresponding EXM model was used 
to examine the accuracy. The results are listed in the following table. 
 
Table 1-3  Current Density (A/mm
2
) Results under 0.1177V and 7.5 A  
 Jx Jy JN 
TS ( Level 1, Nn=5253) 
VIR=0.117677V 
0~45.4 -44.2~44.3 0 ~47.8 
TS  (Level 1, Nn=5253) 
 I=7.5A 
0~45.4 -44.2~44.3 0 ~47.8 
EXM (Nm = 13045) 
I=7.5A 
-0.6~46.1 -44.8~44.8 0 ~47.3 
 
Hence, there are also consistencies in the results when setting different type of 
initial conditions. Further test of such characteristic is given in the next subsection, 
in which the solutions of a multi-terminal track are examined.  
1.7.2.2 A Multi-Terminal Track with 45° Inclined Linear Boundary 
1.7.2.2.1 Accuracy Test of Terminal EPs and Currents 
The layout shown in Figure 2 has been modeled and analyzed. The total number of 
elements in the route part is 15005. The horizontal length of the track was also set 
to about 200mm, the width is 8.5mm and the thickness was set to 18µm. The initial 
conditions defined and the results derived for other terminals are shown in the 
following tables. The TS results were obtained by applying the first-level analysis.  
 
Table 1-4  Independent initial terminal conditions No.1-No.6 (yellow background) 
and the solutions of other terminals -1 
 
No. of  
Group 
Program VPAD1(V) IPAD1(A) VPAD2(V) IPAD2(A) VPAD3(V) IPAD3(A) 
1 TS 12 19.0000 11.8375 -2 11.7694 -6 
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COMSOL 12 19.0014 11.8375 -2.0074 11.7694 -5.9901 
2 
TS 7 -17.9522 7.1 -8.3851 7.2 -5 
COMSOL 7 -17.9579 7.1 -8.3699 7.2000 -5 
3 
TS 7 -16.1075 7,05 -15.1430 7.2 -5 
COMSOL 7 -16.1148 7,05 -15.1216 7.1998 -5 
4 
TS 5 13.5 4.9441 10 4.8 -4.6549 
COMSOL 5 13.4951 4.9442 10 4.8 -4.6474 
5 
TS 4.5665 -34.0466 4.8 -7.5 5.3970 94.6518 
COMSOL 4.5665 -34.0088 4.7995 -7.5 5.3970 94.5867 
6 
TS 3.3 -7.9984 3.4 6.8992 3.5 28.9992 
COMSOL 3.3 -7.9913 3.4 6.9055 3.5 28.9776 
 
Table 1-5  Independent initial terminal conditions No.1-No.6 (yellow background) 
and the solutions of other terminals - 2 
 
No. of  
Group 
Program VPAD4(V) IPAD4(A) VPAD5(V) IPAD5(A) VPAD6(V) IPAD6(A) 
1 
TS 11.7291 -2,5 11.6992 -3,5 11.6804 -5 
COMSOL 11.7291 -2.5019 11.6992 -3.5012 11.6804 -5.0008 
2 
TS 7.6841 46.3596 7.25 -13.0316 7.3 -1.9908 
COMSOL 7.6841 46.3286 7.25 -13.0228 7.3 -1.9771 
3 
TS 7.7643 54.7840 7.25 -15.1163 7.3 -3.4172 
COMSOL 7.7643 54.7441 7.25 -15.1055 7.3 -3.4014 
4 
TS 4.5769 -23.0606 4.7 -10 4.8520 14.2154 
COMSOL 4.5769 -23.0459 4.7 -10.0158 4.8520 14.2137 
5 
TS 4.65 -10.2 4.4188 -30.5051 4.48 -12.4 
COMSOL 4.65 -10.1844 4.4188 -30.5086 4.48 -12.3829 
6 
TS 3.1323 -15.6 3.1624 -6.8 3.1563 -5.5 
COMSOL 3.1323 -15.5942 3.1637 -6.8 3.1563 -5.5138 
 
In which the initial conditions are highlighted in yellow. In the COMSOL, it is not 
possible to set the initial EP and the initial current of a terminal at the same time. 
To test such kind of conditions only the current or the EP was given to such kind of 
terminal in the COMSOL model, and after the simulation the consistence of the EP 
or the current of the terminal was tested. On the other hand, in the COMSOL the 
layout cannot be accurately analyzed when more than one terminal is set with 
initial currents under the floating potential condition. Hence, to test the initial 
conditions that more than one terminal is set with known currents, the current 
terminals in the COMSOL model were set with the EPs obtained from the TS. Then 
after simulation, the terminal currents in the COMSOL model were obtained 
through the calculation of the cross boundary integration of the total current 
densities in the terminal regions. Finally, the consistencies of the currents of the 
terminals were tested. In the COMSOL model, the track was meshed in around 
50000 elements according to the consistence of the total current density. 
As can be seen from the first group of data, the current of the first terminal is just 
equal to the sum of other five initial currents, which further verifies the algorithm of 
the test solver. There are also consistencies of the terminal currents between two 
programs in the first group of conditions. From the second and third group of 
conditions, we can also see the consistencies between data. Particularly, the TS 
shows high calculation accuracy when there is only a little change in the initial EP 
of the second pad.  
The fourth group and the fifth group were set in order to test the conditions when 
there is more than one totally unknown terminal in the track. As discussed before, 
the branches of any two unknown terminals should not be from the same junction, 
or else the track cannot be solved. The terminals 4 and 6 were set unknown and 
the terminals 1, 3 and 5 were unknown in the two groups respectively. Like the 
data of other groups, the consistencies can be found in these two groups. 
Moreover, the sixth group was used for further calculating the coefficients in (17). 
The maximum current densities under the six groups of initial conditions were 
tested as well, and the results are shown in the following table.  
 
Table 1-6  Maximum Current densities (A/mm
2
) of the multi-terminal track layout 
 
No. of 
Group 
1 2 3 4 5 6 
TS 
( Nn=16086) 
JN 
296.1 742.3 887.4 367.8 1657.5 366.6 
Jx -100.4~273.2 -556.5~581.3 -657.6~697.2 -269.7~347.6 -1329.7~789.5 -254.5~313.3 
Jy -215.7~192.2 -626.3~185.7 -746.6~230 -260.3~284.3 -281.2~1369.6 -143.8~348.1 
COMSOL 
Nm 
54347 47104 45774 56210 49850 47104 
JN 292.5 748.4 884.7 364.3 1671.4 368.2 
Jx .95.3~250.0 -542.2~495.3 -637.0~588.0 -244.0~322.2 -1154.3~745.3 -210~303.6 
Jy -261~233.4 -716.7~221.5 -846.7~271.7 -319.7~334.0 -340.7~1588.5 -167.5~357.5 
 
It can be seen that the maximum Jx and Jy from two programs are not so well 
consistent as the results for the two-terminal track discussed in 1.7.2.1. The first 
reason could be the large difference in the terminal currents in each group. Since 
the uniform mesh is used in the test solver, the equivalent resistance of mesh cells 
is also uniform. When there are large differences between terminal currents, the IR 
drops across the cells in each terminal branch have large differences, so that the 
EP gradients or the current densities are totally different between the cells in 
different branches. Since the basic theorem in the FVM is based on the truncation 
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of high-order derivatives of EP in (7) and applying the central difference method, 
such kind of approximation could generate a large error when there is a large 
difference of actual current densities between two adjacent cells, which will further 
influence the accuracy of the whole distribution. However, so large differences 
between terminal currents in a track with uniform width as given in the Table are 
not so realistic in the actual application. The conditions were just randomly defined 
in order to test the algorithm. Moreover, let us check the color maps of the results 
under the group condition of No.6.  
 
 
Fig.16 – Comparison of EP color-scale maps for the multi-terminal layout  
 
Fig.17 – Comparison of EP contours for the multi-terminal layout  
 
Fig.18 – Comparison of ID-X color-scale maps for the multi-terminal layout  
 
 
Fig.19 – Comparison of ID-Y color-scale maps for the multi-terminal layout  
 
 
Fig.20 – Comparison of NID color-scale maps for the multi-terminal layout  
 
Fig.21 – Comparison of NID contours for the multi-terminal layout  
 
As shown in the figures, even though there are some differences in the maximums 
of the current densities, there are still consistencies in the color-scale distributions 
and the contours.  
1.7.2.2.2 Verification of Necessary and Sufficient Condition 
As mentioned before, the electric distribution in a track can be solved when there 
are sufficient independent initial conditions of the terminals, which can be also 
used for deriving other terminal conditions through solving the coefficients in (17). 
Hence, when there are not an enough number of independent initial conditions, 
other terminal conditions cannot be uniquely solved based on (17), or the certain 
status of the track cannot be known. Let us try to prove such inference through 
solving the equation (17) based on the data for the multi-track layout in figure 2. 
For each equation in (17), the coefficients can be derived by creating a group of six 
equations by substituting the six groups of terminal conditions given in Table 1-4 
and Table 1-5. After that, we can have the dedicated group equations related to the 
layout in figure 2: 
1 1 2 3 4 5 6
2 1 2 3 4 5 6
3 1 2 3 4 5 6
4 1 2 3 4 5 6
5
92.81 49.29 27.58 7.73 4.88 3.34
49.29 116.12 42.35 11.87 7.49 5.12
27.58 42.35 124.38 26.4 16.66 11.4
7.73 11.87 26.4 97.62 30.66 20.98
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                   (25) 
First, let us try to examine if the solutions of the equation under a random group of 
independent six initial conditions are consistent with the simulation results. The 
following table shows the randomly defined initial conditions and the corresponding 
results from the two simulation programs and the solutions obtained by solving 
(25).  
 
Table 1-7  Random Independent initial conditions and the solutions -1 
 
27 
 
Program VPAD1(V) IPAD1(A) VPAD2(V) IPAD2(A) VPAD3(V) IPAD3(A) 
TS 9 -3.4917 9.0019 -5 9.3351 61.5596 
COMSOL 9 -3.4650 9.0016 -5 9.3351 61.5177 
Solutions from 
(25) 
9 -3.4917 9.0019 -5 9.3351 61.5596 
 
Table 1-8  Random Independent initial conditions and the solutions -2 
 
Program VPAD4(V) IPAD4(A) VPAD5(V) IPAD5(A) VPAD6(V) IPAD6(A) 
TS 8.7 -16 8.65 -6 8.4553 -31.0678 
COMSOL 8.7 -15.9892 8.65 -5.9873 8.4553 -31.0746 
Solutions from 
(25) 
8.7 -16 8.65 -6 8.4553 -31.0678 
 
In which, perfect consistencies can be found between the results from the TS and 
the solutions based on (25), which further verifies the deduction of possibly deriving 
(17) from the matrix equation (11). Next, let’s change this random independent 
group of conditions to a non-independent group of conditions by only using the 
conditions of terminal 1,2 and 4 but leaving other terminals undefined.  
Then by substituting such conditions into (25) we can get the following matrix 
equation: 
 -27.58   -4.88   -3.34         0         0         0
 -42.35   -7.49   -5.12         0         0         0
  124.38  -16.66  -11.40     -1        0         0
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3
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6
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In which, the determinant of the left matrix is not equal to zero. By a single step of 
left division, we can get the solution as follows: 
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We can see the large difference between this group of solutions and the 
corresponding solutions of terminal 3,5 and 6 in Table 1-7 and Table 1-8. Actually, 
the condition number of the left matrix in (26) is equal to 3.1936x10
12
 obtained by 
using the function of ‘cond’ in the MATLAB, which means that when there is a small 
change or error in the right array of (26) there should be a much larger change in 
the solution, and the solution could be wrong with a great probability. On the other 
side, other solutions that satisfy the non-independent initial conditions can be 
easily found by randomly setting an initial condition of terminal 5 or 6 and including 
only three initial conditions from terminal 1 and 2.  
Therefore, the sufficient independent initial conditions should be also satisfied from 
the mathematical point of view, so that the previous inference has been verified.  
1.7.2.3 A Track with Non-45° Inclined Linear Boundary 
As discussed in Section 1.6, a piecewise linearization method has been proposed 
for analyzing the tracks with general boundaries. First, let’s analyze the track with 
the sloping boundary shown in Fig.22 by both the Fully Square-cell-centered 
Method (FSCCM) and the Vertex-centered 
Method (VCM). The track was set to 4.4 mm 
wide in the branches connected to the 
terminals and 35 µm thick.  
For obtaining a reasonable comparison, 
between the FSCCM and the VCM there is 
a little difference in the number of mesh 
cells at the boundaries of the layout maps. 
Because in the non-straight parts of a track, 
there are a larger number of square 
meshing cells generated based on the 
FSCCM to occupy all the boundary regions. 
Moreover, after obtaining the EP distribution 
from the FSCCM, the similar method for 
deriving the current densities at the 
boundaries as used in the VCM was 
applied. For the model built in the COMSOL, the mesh density was selected similar 
to those of the two methods in order to give proper reference results. The 
comparison of the results for the upper layout is shown in the following table: 
 
Table 1-9  Simulation results for the layout in Fig.22 
 
 
FSCCM 
Nm=23258 
VCM 
Nm = 23079 
Nn=23529 
COMSOL  
Nm = 23445 
VIR (V) -0.05271 -0.05256 -0.05256 
Jx (A/mm
2
) -42.3~118.7 -41.0~117.0 -32.7~120.9 
Jy (A/mm
2
)  -152.1~48.7 -159.0~47.8 -150.0~33.7 
JN (A/mm
2
) 0 ~167.9 0 ~168.7 0 ~170.6 
 
Based on the results, the accuracies of the current densities from both the FSCCM 
and the VCM seem to be similar, but the IR drop of the VCM is more consistent 
with that of the COMSOL, which testified the well reconstruction of the structure by 
the piecewise linearization. Let’s further compare the color-scale maps of the 
results. Particularly, the interpolation method for typical tracks cannot be used for 
general tracks of arbitrary shape, because the method is not suitable to refine the 
segmented triangle boundaries. 
 
 
 
Fig.22 – Layout of a track with 
non-45° inclined linear boundary 
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Fig.23 – Comparison of EP color-scale maps for the layout in Fig.22  
 
 
Fig.24 – Comparison of EP contours for the layout in Fig.22 
 
 
Fig.25 – Comparison of ID-X color-scale maps for the layout in Fig.22 
 
 
Fig.26 – Comparison of ID-Y color-scale maps for the layout in Fig.22 
 
 
Fig.27 – Comparison of NID color-scale maps for the layout in Fig.22 
 
 
Fig.28 – Comparison of NID contours for the layout in Fig.22 
 
As shown in the magnified figure of the NID 
map by applying the FSCCM, although most 
parts of the distribution are consistent with the 
reference results, there are still obvious 
irregular distributions at the sloping boundary. 
While in the NID map by applying the VCM, the 
distribution at the boundary is smoother.  
1.7.2.4 A Track with Arc Boundary  
Next, a 90°-arc track layout as shown in Fig.29 
was tested. The track width is 3.3mm and the 
thickness is 35 µm. Two layout maps with 
different mesh densities were analyzed in order 
to test the influence of the mesh density. The 
results under 5A initial current are given in the 
following table and figures. Particularly, the number of piecewise linearized 
boundaries, NPW, is given in the table either.  
 
Table 1-10  Results for the arc track under 10A 
 
 FSCCM 
Nm=5962 
 
VCM 
Nm = 5557 
Nn=5831 
NPW=135 
FSCCM 
Nm=17634 
 
VCM 
Nm = 17086 
Nn=17565 
NPW=234 
COMSOL  
Nm = 29497 
VIR (V) -0.0263 -0.0260 -0.0260 -0.0261 -0.0261 
Jx (A/mm
2
) 0~54.2 0~49.7 0~54.4 0~48.7  -6.3~47.3 
Jy (A/mm
2
)  -53.0~0 -48.3~0  -55.1~0 -49.8~0 -47.3~6.3 
JN (A/mm
2
) 0 ~56.2 0 ~51.6 0 ~55.4 0 ~51.1 0 ~47.9 
 
 
Fig.29 – Layout of a track 
with arc boundary 
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Fig.30 – Comparison of EP color-scale maps for the arc layout  
 
 
 
Fig.31 – Comparison of EP contours for the arc layout  
 
 
 
Fig.32 – Comparison of ID-X color-scale maps for the arc layout  
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Fig.33 – Comparison of ID-Y color-scale maps for the arc layout  
 
 
 
Fig.34 – Comparison of NID color-scale maps for the arc layout  
 
 
 
Fig.35 – Comparison of NID contours for the arc layout  
 
As shown in the results, the distributions of current densities in the arc track are 
more uniform than those in the tracks with bending angles, because the arc track 
has a smooth current-flow path in the boundary without any sharply bending 
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regions. On the other hand, the boundary reconstruction based on the piecewise 
linearization has improved a lot the accuracy of the square-cell regular mesh, even 
though the accuracy of the linearization of such curvilinear boundary is not as high 
as the linear boundary. Moreover, between the refined mesh and the coarse mesh 
of the VCM, although there are no large differences in the maximum values, there 
are fewer irregular contours of the total current density under the refined mesh than 
that of the coarse mesh. As shown in the data table, under higher mesh densities, 
the arc boundary can be segmented into a larger number of pieces so that the 
reconstruction error can be reduced and the accuracy of the central approximation 
can be increased. Further refinement of the arc layout was not carried out due to 
the limitation of the memory under uniform mesh. As can be predicted, the 
accuracy could be improved by further refining the boundaries, which could be 
efficiently realized by integrating the methodology with some multi-level mesh 
strategy.  
1.8 Conclusions 
A methodology based on the vertex-centered Cartesian-grid FVM has been 
proposed for analyzing the two-dimensional DC electric distributions in PCB tracks. 
According to the actual shapes of track boundaries, different control volumes can 
be selected for relating all the mesh-grid nodes in a track based on the central 
difference approximation of the current density. Particularly, typical tracks with 45° 
inclined boundaries can be efficiently modeled by taking into account the control 
volumes at boundaries and bending corners. Based on the structure of typical 
tracks, the electric distributions can be further refined by analyzing specified control 
volumes around the vertices of mesh cells.  
Furthermore, in the piecewise linearization method, through segmentation into a 
number of small right triangles and proper analysis of the control volumes at the 
boundaries, the actual boundaries can be approximately reconstructed. The 
special trapezoidal control volumes can be selected based on the assumption of a 
uniform electric field in each small region of the boundary triangles. Such 
assumption can be also used for deriving the current densities at the boundaries. 
According to the results of EP contours from the COMSOL for all the layouts, such 
assumption is valid for most parts of the track boundaries, and the consistence of 
the results further validated such assumption. For well reconstructing a boundary 
through the linearization and accurately applying the central difference 
approximation and the boundary assumption, it’s better to have a large number of 
grid nodes that are at the boundary or very close to the boundary. Such 
requirement is directly related to the cell densities in a mesh and could be achieved 
by applying the multi-level block-structured mesh method. A possible strategy for 
defining the refinement levels at the boundaries is to restrict the maximum normal 
distance between each segmented boundary line and the corresponding segment 
of the actual boundary as well as the maximum distance between the boundary 
grid nodes and the actual boundary.   
Moreover, according to the analysis of the equivalent resistor network of a multi-
terminal track, we can conclude that a sufficient number of independent initial 
conditions have to be given for solving electric distributions in a multi-terminal track 
and the number of the given conditions should be equal to the number of the 
terminals in a track. By further analyzing the matrix equation of the terminal 
conditions and the results based on several groups of simulation results, the 
previous conclusion of the necessary and sufficient condition has been verified. 
Such inherent rule and the analysis method could be further applied in general 
design tools of PCBs for checking if terminal EPs or branch currents in multi-
terminal metal tracks are acceptable under dedicated initial conditions.  
Through comparisons of the results from both the test solver and the COMSOL for 
several layouts, the validity of the proposed methodology has been verified. 
Particularly, the dedicated strategy and the interpolation method for analyzing 
typical tracks have been testified to be accurate and efficient. However, the limited 
number of mesh elements in the layout of the multi-terminal track could restrict the 
accuracy of the central difference approximation for calculating the current 
densities in the junction regions, when there are large differences in the branch 
currents. Furthermore, according to the comparisons of the results based on both 
the FSCCM and the VCM, the VCM showed better accuracy and better 
consistencies in the distribution maps when the piecewise linearization method was 
applied. On the other hand, linear boundaries can be more efficiently reconstructed 
than curvilinear boundaries. However, the accuracy for analyzing the curvilinear 
boundaries can be further improved by increasing the number of the segmented 
linear boundaries.  
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2. A MODELING METHODOLOGY FOR THERMAL ANALYSIS OF 
PCB STRUCTURE 
2.1 Introduction 
The influence of the temperature on the reliability of electronic devices is highly 
related to both the thermal stress generated from the change of temperature and 
the change of electrical conductivities of the materials [32-34]. Usually, a device is 
composed of several materials and each material has its own thermal expansion 
coefficient. Since there could be large temperature changes from the initial state to 
the steady state in a device, large and different thermal strain in the materials could 
be induced [32,34], thus could further change the structure and the performance of 
the device. On the other hand, the temperature will determine both the electrical 
conductivities of conductors and semiconductors [33], thus further influence the 
performance of devices and the Joule heat generated. Joule heating is responsible 
for the heat generation in electronic devices, and is mainly due to the energy 
transfer from the electric field to thermal vibrations through the collisions between 
electrons and atoms at the lattice sites when there is a current flowing in the 
material. Hence, when there is high rate of electron scattering by the lattice, the 
material temperature could increase due to the increased vibration energy obtained 
from the electric field. The high temperature could further lead to high rate of 
electron scattering by more activated lattices, especially in metal conductors or in 
the semiconductors when the temperature is too high that the lattice scattering is 
dominant and the conduction contributions of new thermally excited electron-hole 
pairs can be neglected [33]. Such electrical-thermal coupled process could finally 
lead to failures under overheat.  
Thermal analysis and modeling of electronic devices have been widely investigated 
[35-37]. In this paper, we will focus on the thermal analysis of the PCB structure, 
which is the carrier for electronic devices and most-times is like a thermal sink for 
the components. Along with the scaling-down of the transistor size [38], a lower 
driving voltage for ICs can be obtained and more functional units can be integrated 
in a single chip or more chips can be packaged in one case, so that the supply 
current could increase and more thermal problems could occur in the PCB tracks 
with high currents. On the other hand, the PCB is also like a heat sink for the 
components, and usually the thermal resistance between the junction region or 
circuits region of a device and the ambient is given by the industries for aiding the 
thermal design [39,40]. However, such kind of reference resistance is usually 
measured or calculated under the conditions of some standard test boards and 
fixed boundary conditions [40], so that the reference value may not accurately 
represent the actual thermal behavior of the device under other PCB structures and 
ambient conditions.  
Therefore, some modeling methods for thermal analysis of a PCB have been 
investigated [41-50]. Generally, the methods of deriving the effective thermal 
conductivities of a PCB have been investigated, which can be further used for 
deriving the numerical solution or the analytical solution of the thermal distribution 
in a PCB. Some methods [41-46] are based on analyzing an effective isotropic 
conductivity or layer-wised effective conductivities throughout a PCB, but such kind 
of lumped models was mainly calculated based on some standard test boards or 
the assumption of uniform distribution of metal layer on the surfaces of insulating 
layers, so that only a limited range of PCBs can be accurately modeled. Some 
methods are based on finding the locally varying orthotropic thermal conductivities 
[47-50] and further applying some numerical methods such as the FVM [47] or the 
FEM [50] for calculating the temperature distribution. Such discrete thermal 
conductivities are derived mainly depending on the volume copper ratio in each 
discretized region of a PCB. However, the accuracy of such discrete thermal 
conductivity seems only acceptable for the small board with regular track 
distributions, but not so high for some complicated board according to the 
comparison with the experiment results [49], which may be due to the limited 
discretization level and the non-uniform copper distribution in each small volume. In 
order to take into account the actual layouts of the multi-layer structure of PCBs, 
we will propose a modeling methodology that is based on both the numerical 
methods like the one applied in the test solver introduced in Section 1 and the 
Fourier-series analytical solution of temperature as used in the thermal solver 
‘DJOSER’ [51,52].  
In fact, most commercial CFD tools can realize the electro-thermal analysis of the 
Joule-heating in conductors. Usually, these tools are based on some numerical 
analysis methods as introduced in Section 1.1. However, meshing the whole 
structure is a shortcoming in the numerical methods. Instead, the classic Fourier-
series method [51-55] has immunity to the aspect ratio between the whole structure 
and heat sources, which means the structure is usually not necessary to be fully 
discretized and only the temperature at expected regions but not the whole 
structure has to be solved. Furthermore, based on the superposition theorem of the 
thermal contributions from different heat sources to a homogeneous structure, the 
solutions can be solved separately, thus the modeling algorithm can be designed 
flexibly depending on the capability of the computer. However, the main restriction 
of applying the analytical solution is the requirement of homogeneous structure. 
That’s why additional numerical method is needed in the thermal analysis of a PCB 
and the approximation of the homogeneity has to be assumed, which will be 
discussed in Section 2.2.1.  
The derivation of the analytical solution is introduced in Section 2.2.2. Then the 
FVM-based method for calculating the thermal conduction in tracks and vias is 
given in Section 2.2.3. Furthermore, a thermal solver has been built in the MALTAB 
based on the methodology. In Section 2.3, the modeling results of several layouts 
are given. Moreover, the analytical solution and the coupled numerical-analytical 
solution are tested through the comparisons with the results from the COMSOL 
models. Particularly, some models concerning the joule heating in tracks are given 
in Section 2.3.3.2. In Section 2.3.3.3 and Section 2.3.3.4, a model concerning the 
efficient heat transfer through vias is represented.  
2.2 Analytical and Numerical Solutions of Temperature 
2.2.1 Analysis of Inhomogeneity due to Tracks and Vias 
The complicated inhomogeneous structure in a PCB is the main difficulty in thermal 
modeling a PCB. However, the PCB is usually composed of stacked metal layers 
and insulating layers. Due to the negligible small thickness and the much higher 
thermal conductivity of metal layers compared to insulating layers, temperature 
difference between two surfaces of a metal layer and its space occupied can be 
neglected. On the other hand, although the thickness of metal tracks is much 
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smaller than that of insulating layers, the capability of heat spreading of metal 
tracks is much higher than insulating layers. Hence metal layers can be further 
regarded as just influencing the thermal distributions on the top and bottom 
surfaces of insulating layers but not adding additional inhomogeneity to insulating 
layers.  
Another factor that influences the homogeneity of insulating layers is metal vias. A 
typical via structure is shown in the following figure, in which the via wall is usually 
plated with a thin metal layer and the thickness of the plating layer is usually much 
smaller than the radius of the via. If assuming uniform temperature at both surfaces 
of the via and neglecting the radius difference between the inner circle surface and 
the outer one, the absolute thermal resistance (°C/W) of such kind of via in the 
vertical direction can be derived as: 
,
2
in
via z
v v pw
L
R
r k d
                  (28) 
In which rv is the radius of the via, kv is the thermal conductivity of the via, dpw is the 
thickness of the plating wall, and Lin is the thickness of the insulating layer. In the 
similar way, the absolute thermal resistance of the cylinder volume if filled with the 
same epoxy-glass fibre material of the board can be given as: 
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In which kin is the thermal conductivity of 
the insulating material. Then the ratio 
between these two thermal resistances 
can be derived.  
,
, , 2
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                   (30) 
In which the thermal conductivity of the 
copper via wall is about 400W/mK at 
normal ambient temperature and is 
1000 times higher than that of FR4 glass epoxy, about 0.3W/mK. (The thermal 
conductivities are based on the material parameters given in the COMSOL.) Then 
by assuming dpw equal to 1mil as commonly used, the resistance ratio is still less 
than 1/10 as long as the radius of the via is less than 133mils, a large size that is 
not commonly used.  
Therefore, even if the via is filled with the insulating material, the thermal 
conduction across the via region is still mostly through the via wall. In the similar 
way, we can also derive the thermal resistance ratio along the horizontal direction 
of the via region. 
For example, the ratio of thermal resistance between the two vertical sites S1 and 
S2 through the via wall and the insulating cylinder respectively can be expressed 
as: 
 
Fig. 36 – Schematic of a via structure 
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Therefore, as long as the via radius is not too much larger than that of the 
thickness of the plating wall, the horizontal thermal resistance of a via is also less 
than that of the virtual insulating cylinder. On the other hand, based on the upper 
two thermal conductivities, we can also derive that in the horizontal direction the 
heat spreading through a metal layer of 18 um thick is much faster than that 
through an insulating layer of 1.6mm thick with the same width as the track 
(thermal resistance ratio is 1:15). Usually, metal vias are connected with metal 
tracks and the volumes of vias are much smaller than that of insulating layers, so 
that the thermal contributions of a via along the horizontal direction are mainly 
restricted by the high thermal-resistant insulating materials around it. Hence, 
although the thermal conduction along the horizontal direction of the via is quite 
efficient, its actual contribution could be much less than the PCB tracks connected 
to the vias, because most heat sources in the PCB are on the surfaces of the 
layers and connect with a certain number of tracks. Therefore, neglecting the 
horizontal contributions of thermal conduction through the vias may not induce 
large errors due to their small size and the existence of surface tracks. 
On the other hand, although via walls are usually quite thin, the reduction of the 
thermal resistance between two surfaces by the vias as discussed before is still 
significant. One example of applying this thermal characteristic of the vias is the 
thermal vias applied in some flip-chip BGA package [56], in which the vias are 
placed in the substrate of an IC and used for enhancing the heat transfer from the 
chip to the PCB. Hence, the vertical heat transfer in vias between two surfaces is 
necessary to be taken into account. 
Moreover, the cylinder voids in vias can be assumed being filled with the same 
material of the board, because their contributions of the thermal conduction are 
negligible compared to the vias. In this way, the inhomogeneity of insulation layers 
can be approximately ‘omitted’ by taking into account the thermal conduction 
through tracks and vertically through vias between two surfaces as additional 
boundary conditions to solve the thermal analytical solution in insulating layers. 
Particularly, the heat transfer through a via can be assumed as through an external 
heat transfer channel that connect two surface via pads, of which the thermal 
resistance is equal to that of the via. The analytical solution of the surface 
temperature in each insulating layer can be derived based on the theoretical 
fundamentals of DJOSER, a thermal solver based on the Fourier-series method.  
Then due to the arbitrary shape of a track, the thermal conduction through a track 
can be taken into account by applying some numerical methods to discretize the 
heat transfer problem into a number of small domains in which the heat transfer 
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PDE can be simplified and easily solved. The FVM method introduced in Section 1 
can be used for taking into account the thermal conduction in tracks and vias.  
2.2.2 Fourier-Series Based Analytical Solution 
DJOSER can solve the analytical solution of a multi-layer structure with a number 
of homogeneous rectangular layers in different dimensions [51]. For analyzing the 
heat transfer in thin layers, like the PCB structure, the heat transfer through the 
four edges of the layer can usually be neglected compared to that through the top 
and bottom surfaces. Hence, a simplified analytical solution [52] can be derived 
based on the derivation of the analytical solution used in DJOSER. The theoretical 
fundamentals for deriving the analytical solution include the method of separation 
of variables and the superposition of Fourier-series solutions [55] under each 
surface heat source. Let’s first start with the derivation of the solution in one thin 
homogeneous layer. Then the solution will be summarized in the product form of 
thermal resistance and heat flux, and finally the solution for stacked structure will 
be derived by relating the solution in each layer. 
2.2.2.1 Analytical Solution of A Thin Rectangular Layer 
In a thin rectangular layer with heat sources on one surface, like the single layer 
PCB structure with Cartesian coordinates shown in the following schematic, the 
governed equation for steady-state heat transfer in the thin layer is the Laplace 
equation: 
 
Fig.37 – Schematic of a PCB in Cartesian Coordinates 
2 0T                     (32) 
For taking into account the thermal contributions of surface heat source, Fourier’s 
Law for thermal conduction [57] can be used. On the other hand, the average heat 
transfer coefficient (HTC) is usually used for quantifying the various heat transfer 
mechanisms between a surface and the ambient [57], so that the thermal boundary 
conditions can be expressed as follows: 
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In which, T is actually the temperature variation of the layer from the ambient 
temperature, Lx, Ly and Lin are the lengths of the layer in three directions 
respectively; Qs is the distribution of the heat flux transferred from the surface heat 
source to the layer. Hence, after considering the heat transferred out to the 
ambient, the net heat transferred to the layer is the difference between Qs and htT. 
ki is the thermal conductivity of the layer; ht and hb are the average HTCs on both 
top and bottom surfaces respectively. Then by applying the two fundamental 
methods mentioned before, we can derive the generalized solution: 
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In which, βn, μm, and γn,m are eigenvalues in the series; n and m are the ordinal 
numbers of the eigenvalues. C1, C2, Cn,m and Cγn,m are constant coefficients in the 
solution. Then by substituting the solution in the last condition in (33), we can 
derive following relations for the coefficients: 
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Next, by substituting the solution with these coefficients into the condition at top 
surface z=0 in (33) we can obtain:  
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By applying the Fourier integration method in upper trigonometric series, all 
coefficients in (36) can be derived as follows: 
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In which, Qs,i refers to the heat flux in one surface cell of the heat source; dc is the 
edge length of a square heat source cell when all the discrete heat sources are 
square and in the same dimension. Then the temperature of any expected position 
in the layer can be derived by substituting these coefficients and the corresponding 
coordinates in (34). However, it’s not possible to realize the calculation of an infinite 
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number of series and to find out how many series are sufficient to represent the 
solution under a certain layout [55]. Nevertheless, at least the convergence of the 
series has already been proved, because the temperature is continuous and 
differentiable in the domain concerned. The number of the series selected in the 
modeling examples introduced later mainly depends on the convergence state of 
the solution and the comparison with the COMSOL. The analysis of the influence of 
eigenvalues on the analytical solution can be found in Section 2.3. 
According to those expressions of the coefficients, the solution can be expressed in 
the product form of the thermal resistance matrix and the array of surface heat flux: 
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In upper equations, the quantities C are corresponding coefficients in the solution 
representing different terms in different steps of derivation; RT refers to the thermal 
resistance summarized from the solution. Hence, the temperature rise of any 
position in the layer is equal to the superposition of the thermal contributions of all 
the discretized surface heating cells. Furthermore, the thermal resistance matrix 
can be created only for deriving the solution of the specified surface region but not 
necessary to be created for solving the whole structure.  
2.2.2.2 Triangle Heat Sources 
As shown in (37), the coefficients in the analytical solution are mainly derived 
based on the trigonometric integration in certain heat source regions. In DJOSER, 
the trigonometric integrations are calculated for each square heat source, and the 
Cartesian grid is used for discretizing a non-uniform heat source into small square 
cells where the heat flux can be assumed uniform. However, for the PCB structure, 
if the joule heating in tracks is not neglected, the heat generated in the boundary 
triangles of tracks should certainly be taken into account, especially for the 
coarsely meshed tracks. Of course, when the triangle heat sources are included in 
the analysis, the corresponding terms in the expressions of the coefficients in (37) 
and (38) should be changed.  
For the isosceles right triangle region shown below, as those triangles in the typical 
tracks with 45° inclined boundaries, the corresponding integration in (37) can be 
expressed as: 
 
2 2
1 2 1
cos( )cos( ) cos( )cos( )
Qtr
x y
n m n m
x x x y
S
x y dxdy x y dxdy   
  
      
 
1 2
2 2
1 2
2 2
1 2
2
2
sin sin( )sin ,     0
2 2
2
sin sin sin ,     0                                                                                  (39)
2 2
2
(sin cos
2
c c n
n n m
n n
c c m
m m n
m m
m m
m
d dx x
x
d dy y
y
y y x

  
 

  
 
 


 

 

 1 2 1 1 1 2
1 2 1 2 1 2
2
1 2 1 2
1
sin sin ( )sin sin ( )),     0
2 2 2 2
2 1 1
sin cos sin [ sin( )sin( )      
2 2 2 2 2
1
sin( )sin( )]        
2 2 2
c m c m
m c m n m
m
c n m n
m n n m c
m n m m n
m n
n m c
m n
d dx
y x d y x
dx x x x y y
y d
x x y y
d
 
   

  
   
    
 
 
 

     
  
 

 
 

                                                             n m 















There are also three other kinds of isosceles 
right triangles in typical tracks with 45° 
inclined boundaries. However, for the 
triangles generated by the piecewise 
linearization method, since the triangles are 
not as regular as the left one, it seems 
complicated to take into account all those 
triangles in the analytical solution, even 
though the integration can be calculated in 
the similar way. So far, the irregular 
boundaries haven’t been taken into account in 
the thermal solver. Probably by analyzing the 
actual mathematical representation of some 
curvilinear boundaries, especially for the 
bounded regions with relatively uniform heat flux, it could be easier and more 
efficient to derive the integration of the upper series than calculating the 
integrations in a number of segmented boundary triangles.  
2.2.2.3 Analytical Solution of Stacked Structure 
First, let’s derive the solution for a layer with heat source regions on both surfaces 
based on the upper solution. The governed heat transfer equations and the 
boundary conditions can be expressed as follows: 
 
 
Fig. 38 – A triangle heat source 
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In which, QTin and QBin refer to the distributions of the heat flux from the top surface 
heat source and the bottom heat source to the layer respectively. It can be 
concluded that the upper equations can represent the heat transfer problem under 
all possible distributions of QTin and QBin, also including the coupled influence 
between them. For example, for the case that the heat generated on the top 
surface is much higher than the bottom one, which leads to the temperature 
gradient near the bottom surface negative ( 
0,   in
T
z L
z

 

 ), the heat flux QBin should 
be also negative due to the heat transfer from the layer to the bottom heat source. 
Due to the homogeneous characteristic of the layer, the upper problem can be 
divided into two sub-problems, and each one refers to the heat transfer problem 
under the thermal contribution of the heat flux on one surface:   
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The solutions for both θ and η can be derived in the similar way as deriving the 
solution in (38). Since the temperature distributions on surfaces are mostly 
concerned in the thermal analysis of the PCB structure, we can further write the 
temperature on the surfaces in following forms:  
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In which the thermal resistance Rθ,m1,Tin is the one concerning the contribution of 
heat flux QTin and the coordinates information of the top surface m1, and other 
thermal resistances have the similar meanings. 
In a stacked structure with multiple homogeneous layers, the analytical 
temperature solution of any layer is depending on all the heat transferred from or 
into the adjacent layers, so the solutions cannot be derived independently one 
layer by one layer. Instead, since the heat transferred out from one layer is just the 
heat transferred into another layer, the solution of each layer can be related by 
relating the transferred heat flux between each pair of adjacent layers. On the other 
hand, since the temperature of the two surfaces in the contact region between 
layers can be related through a contact resistance, other relations between the 
heat flux and the surface temperature can be created. Finally, the temperature and 
the heat flux transferred between each pair of adjacent layers can be solved. In the 
PCB structure, the contact between two laminate insulating layers is through the 
thin metal layer in the middle, so that the temperature of the two insulating surfaces 
in the contact region can be considered equal when neglecting the vertical 
temperature difference in metal layers and assuming the perfect contact between 
metal layers and insulating layers. The following set of equations demonstrates the 
solution forms for the surface temperature of N insulating layers in a PCB: 
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In which, subscripts t and b refer to the top and bottom surface in one insulating 
layer respectively. Quantity R is the thermal resistance matrix for solving 
corresponding temperature distribution on a surface under the certain heat flux Q. 
Subscripts Tin and Bin as well as Tout and Bout refer to the quantities related to the 
heat transferred into or out from the top surface and the bottom surface in one 
layer. The negative sign in front of the heat flux transferred out from an insulating 
layer is just used for representing the nominal direction of the heat flux as different 
from the nominal direction of QBin in (42). Particularly, the heat flux QN’,Tin relates to 
the heat generated on the top surface of the N’
th 
insulating layer and is assumed as 
only contributing to the N’
th
 insulating layer in the expression form of the solution. 
The actual thermal contribution of QN’,Tin to the (N’-1)
th
 insulating layer is included in  
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QN’-1,Bout, which nominally is the heat flux transferred out from the (N’-1)
th
 insulating 
layer and is equal to QN’,Tin’. For the last N
th
 layer, there is one additional term in 
each surface solution due to the heat QN,Bin transferred through the bottom surface. 
2.2.3 Numerical Solution of Heat Transfer in Tracks and Vias 
As discussed in Section 2.1, metal tracks and vias with high thermal conductivity 
promote the horizontal thermal diffusion on the surfaces of insulating layers and 
also the vertical heat transfer between the surfaces, thus QTin or QBin is not equal to 
the heat density generated in the devices or tracks, but is the heat flux flowing into 
the insulating layer. To take into account this effect, additional analysis of the 
thermal conduction inside tracks and vias should be included. In the methodology, 
the cell-centered FVM method with the Cartesian grid is used for calculating the 
thermal conduction in tracks and vias in order to be consistent with the strategy of 
discretizing heat sources in the DJOSER. When the Joule heat generated in tracks 
is not neglected, the steady-state heat transfer equation in tracks can be 
expressed in the form of the Poisson equation: 
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                                                                          (45) 
In which qJ is the volume Joule heat generation rate and km is the thermal 
conductivity of the track material. By integrating the upper equation and applying 
the Gauss’s divergence theorem, we can further derive the following surface 
integration on the side surfaces of a track cell shown in the following figure: 
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Fig. 39 – Schematic of heat transfer through track cells 
 
In which lc is the edge length of a metal cell and dm is the thickness of the metal 
cell; qc is the volume Joule heat generation rate in the central track cell. Since the 
heat transfer through the top surface of track cells is taken into account in the 
analytical solutions for insulating layers, qu is assumed to be 0. qd is the net heat 
flux transferred to the bottom insulating layer. qe, qw, qn and qs are the heat flux 
normal to the four side surfaces, which can be further derived by applying the 
central difference approximation method [16]: 
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Particularly, for typical tracks with 45° inclined boundaries as shown in Fig.3, the 
central difference method can also be used for calculating the thermal conduction 
between boundary triangle cells and adjacent square cells. Instead of substituting 
the temperature at the centers of the boundary triangles into (47), the temperature 
at the middle point of the sloping side in a boundary triangle as shown in Fig.3 can 
be substituted. Then the heat flux at other two edges in the boundary triangle can 
be calculated in the similar way like the current densities as given in (20). 
Therefore, the thermal conduction in one metal layer can be summarized in the 
form of the matrix equation like (11) which is derived from the current density 
integration:   
tr tr J SM T Q Q                             (48) 
In which, Mtr is the coefficient matrix; Ttr is the array of temperature in tracks; QJ  
is the array of surface Joule heating density; Qs is the array including the heat flux 
from each metal cell to the insulating layer. 
On the other hand, since the wall thickness of vias is usually quite small, so that 
the area of the surface via ring is much smaller than the area of the via pads on the 
surfaces and such thin via rings are not necessary to be meshed in the surface 
grid. Instead, each via ring can be discretized in a number of discrete thermal 
resistance between each pair of boundary cells of the via pads on two surfaces. 
Such thermal resistance can be directly included in upper heat flux equation. For 
example, if the south edge of the central cell in Fig.39 is connected to a via pad cell 
sv in another metal layer, the heat flux equation (47) can be changed to: 
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      (49) 
Since the via pad cell is not in the same metal layer of the center cell, so that for 
relating the heat transfer in different metal layers through vias, the equation (48) 
can be expanded to the following form: 
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In which Mm1~MmN are the thermal conductance matrix like Mtr  in (48) that relate all 
the cells in one metal layer through calculating the heat flux between them. Mv12 
represents the thermal conductance of the discrete via walls that connect the via 
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pad cells in both the first layer and the second layer. Mv21 is the transpose matrix of 
Mv12 .Other matrices Mv have the similar meaning like Mv12 and Mv21. QJ1~ QJN are 
the arrays referring to the distributions of surface Joule heat density in each metal 
layer and QS1~ QSN are the arrays of heat flux transferred between the insulating 
layers and the metal layers. 
So far we can integrate both the matrix equations (44) and (50) for solving the 
temperature of the surfaces of the insulating layers or the temperature of the metal 
layers by taking into account the heat spreading contributions of tracks and vias. 
Especially, the heat flux QS in (50) refers to QTin in (44) for the corresponding 
insulating layer. 
2.2.4 Consideration of Non-uniform HTC Distribution 
In the analytical solution, an average HTC is used for approximately representing 
the thermal boundary condition on one external surface. However, such 
approximation may induce large errors when the surface size is large and various 
heat transfer mechanisms come into effect. Especially when strong forced 
convection is enabled on large PCB surfaces, the equivalent HTC distribution could 
be non-uniform [58]. In each small discrete region, since both the temperature and 
the heat transfer rate can be reasonably assumed uniform, an average heat 
transfer coefficient can sufficiently represent the heat transfer efficiency in the 
region. Hence, an HTC distribution could more accurately represent the distribution 
of the heat transfer efficiency through the surface. Traditional methods for 
estimating the HTC under convection have been summarized in Yunus’ book [54]. 
Hence, we will only introduce a method to take into account a given HTC 
distribution. Since an average HTC has been already defined as a thermal 
boundary condition in the analytical solution, the given HTC distribution can be 
used for representing the difference between the actual heat transfer efficiency and 
the average efficiency. Since the heat flux and the temperature are linearly related 
by an HTC, the HTC distribution can be directly taken into account in the numerical 
way like (47). For example, let’s assume that the actual heat transfer efficiency of 
the central cell in Fig.39 is higher than that of the average, and the equation (47) 
can be changed to the following form to take into account the HTC difference hd: 
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Hence, in the same way all the HTC differences in other surface cells or regions 
can be considered. However, in the following analysis an approximate average 
HTC, 10 W/m
2
K, will be defined for most layout surfaces in the simulations for just 
testing the methodology. According to the flat plate model given in [54] and the 
calculation by an online HTC analysis tool [59], without considering the contribution 
of the radiation, the approximate HTC is equivalent to the condition of about 0.4m/s 
air flow over a small layout surface (characteristic length ~70mm). Based on the 
calculation, the approximate HTC is invariant through a large range of both the 
surface temperature and the ambient temperature from -20°C to 100°C. Hence, the 
average HTC can be approximately used for small-size PCBs even though the final 
steady state temperature is not known and is not uniform.  
2.2.5 Consideration of Thermal Influence of IC Package  
On the other hand, the Integrated circuits are certainly the major heat sources on 
the PCB. Since in the analytical solution the surface heat flux is a thermal boundary 
condition, the package of an integrated circuit will prevent the direct analysis of the 
thermal contributions of ICs. However, the absolute thermal resistance (°C/W) of 
the package can be given by the industries or calculated depending on the 
properties of the package material, so that by including the package thermal 
resistance in the numerical calculation, the average junction temperature could be 
predicted. For example, assume that ψJT (junction-to-top) [39] and θJC [39] 
(junction-to-case, assuming θJC measured from the junction to the bottom case 
surface [39] and the perfect contact between the bottom surface and the PCB) are 
already known, as well as the HTC hTIC of the top surface. Then the heat transfer 
from an IC to both the bottom PCB and the top surface can be expressed as: 
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In which, QIC (W) is the heat generation rate of the IC, QT (W) is the heating rate 
transferred out from the IC through the top surface, QC (W) is the heating rate from 
the IC to the PCB through the bottom case surface. ST and SC are the surface 
areas of the top surface and the case surface respectively. R’th is the thermal 
resistance matrix for calculating the case temperature under other surface heat flux 
Q’s in the PCB, while R’thc is the one only concerning the contribution of QC itself. 
TJ, TC and TT are the temperatures at the junction, the surface region of the case 
and the top surface respectively. Particularly, the heat transfer calculated under the 
uniform HTC in the analytical solution should be compensated in the similar way as 
(51), which can be further taken into account in R’thc. Hence, we can directly derive 
the junction temperature and the other unknowns from this group of equations.  
2.2.6 Thermal Solver 
In order to test the feasibility and the accuracy of the methodology, a thermal solver 
was programmed in the MATLAB. The main flowchart of the operation in the 
thermal solver is shown in the following figure.  
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Fig. 40 – Schematic of Operation Flowchart of Thermal Solver 
 
According to the solutions introduced before, the longest subroutine in the thermal 
solver is the part for preparing the coefficients in the solutions. Then the 
temperature can be directly solved through a few steps of matrix operations. On 
the other hand, an electric solver can be integrated with the thermal one in order to 
realize electrical-thermal coupled analysis of the Joule heating in tracks. The test 
solver introduced in Section 1 can be used here. The uniqueness characteristic of 
the thermal steady state under certain initial conditions guarantees the validity of 
such iterative method. 
2.3 Modeling Results and Analysis 
2.3.1 Analytical Solution 
In this subsection, the analytical solution of the one layer structure shown in 
Section 2.2.2.1 is tested through the comparison with the COMSOL, because the 
one-layer solution is the fundamental solution that determines the multilayer 
solution and the analytical-numerical coupled solution. The influence of Ne, the 
number of pairs of eigenvalue βn and μm, and 
the influence of the number of the mesh 
elements of a heat source are investigated as 
well. The one-layer layout used in the test is 
shown on the right, in which the yellow region 
refers to the region of the heat source. The 
dimension of the structure is 63mm x 56mm x 
1.6mm. 
The heat generation rate was set to 0.5W and 
the heat flux is 4761.9 W/m
2
. The average 
HTCs on both surfaces were set to 10 
W/m
2
K. In the COMSOL, the general heat 
transfer model was used for modeling the 3D 
structure. The results under a fine mesh with 
80492 elements in the structure and 4230 elements in the heat source region were 
 
Fig. – 41 layout of one-layer 
structure 
used as reference results. Further refining the mesh only generates very little 
difference in the results. The accuracy was first tested through comparing the 
temperatures at ten points on the top surface. The results are given in the following 
table.  
Table 2-1 Test of analytical solutions (°C) of ten points in Fig.41 
Coordinate 
x=0.033, z=0 
Nm=105 
Ne=20 
Nm=105 
Ne=50 
Nm=420 
Ne=20 
Nm=420 
Ne=50 
Nm=1680 
Ne=20 
Nm=1680 
Ne=50 
Comsol 
Nm=4230 
y=0.03 121.3301 118.2226 121.3301 118.2226 121.3301 118.2226 118.0685 
y=0.031 113.3318 110.4669 113.3318 110.4669 113.3318 110.4669 110.6414 
y=0.032 100.1462 100.5047 100.1462 100.5047 100.1462 100.5047 100.1406 
y=0.033 83.3139 82.4080 83.3139 82.4080 83.3139 82.4080 82.4193 
y=0.034 66.5877 64.1744 66.5877 64.1744 66.5877 64.1744 64.5628 
y=0.035 53.4530 54.0113 53.4530 54.0113 53.4530 54.0113 53.7938 
y=0.036 45.0079 45.8055 45.0079 45.8055 45.0079 45.8055 45.9324 
y=0.037 39.9117 40.1287 39.9117 40.1287 39.9117 40.1287 40.0473 
y=0.038 36.1037 35.5375 36.1037 35.5375 36.1037 35.5375 35.5748 
y=0.039 32.5106 32.1602 32.5106 32.1602 32.5106 32.1602 32.1545 
 
As shown in the table, under the same number of eigenvalues, the consistencies in 
different mesh densities can be found, so that the accuracy of the superposition of 
the sub-solutions seems not to be influenced any by the mesh densities, even 
under a limited number of eigenvalues. On the other hand, the convergence of the 
results under different number of eigenvalues can be found. Next, let’s check the 
color-scale maps of the temperature in the small heat source region obtained under 
different conditions. The figures are shown in the similar way as those in Section 1, 
in which the two coordinates refer to the matrix dimension, while for the COMSOL 
results (usually the last map in a figure) the two coordinates refer to the actual 
length and width of the layout maps. The unit of the temperature in this paper is 
always degree Celsius (°C). The color-scale maps were obtained by calculating the 
temperatures of 10500 points in the heat source region from (0.03, 0.018) to (0.037, 
0.033). Calculating the temperature at expected regions is just one advantage of 
the analytical solution and is not restricted by Nm.  
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Fig. – 42 Analytical thermal solution of the one-layer structure in Fig.41 
Particularly, the result under 100 pairs of eigenvalues is also given, and we can 
see the improvement by increasing this quantity. As same to the results given in 
the upper table, finer mesh of the heat source will not change the accuracy. 
Therefore, the accuracy of the analytical solution and the corresponding program 
algorithm for the one-layer structure has been verified according to the 
consistencies in the comparisons.  
2.3.2 Analytical-Numerical Coupled Solution 
When the FVM-based numerical solution is integrated with the analytical solution, 
we can predict that the accuracy of the coupled solution should depend on the 
mesh density of the heat source, because the mesh density can influence the 
accuracy of the central difference approximation. The upper layout was used again 
to test the performance of the coupled solution. For such one-layer structure, the 
coupled solution can be simply expressed as follows: 
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In this case, the heat source region is assumed to be attached with one thin copper 
layer of 35µm thick. Such a thin copper layer can be assumed as the soldering 
region that attaches the metal spreader on the bottom of some IC for spreading the 
heat. The heat flux was kept the same. 50 pairs and 100 pairs of eigenvalues were 
set during the test to investigate the influence. The following table shows the 
results of the ten points under such condition:  
Table 2-2 Test of coupled analytical - numerical solutions (°C)  
Coordinate 
x=0.033, z=0 
Nm=105 
Ne=50 
Nm=105 
Ne=100 
Nm=420 
Ne=50 
Nm=420 
Ne=100 
Nm=1680 
Ne=50 
Nm=1680 
Ne=100 
Comsol 
Nm=4230 
y=0.03 98.5847 102.4979 93.0756 98.5052 90.6016 95.1660 97.6285 
y=0.031 97.6149 102.1811 92.7334 98.0765 90.2822 94.7788 97.2441 
y=0.032 98.6099 102.6245 92.3050 97.5086 89.7121 94.3583 96.8394 
y=0.033 91.4369 89.8783 90.4268 93.4616 88.7710 93.1651 96.5157 
y=0.034 69.4276 69.6151 74.5412 69.5433 76.5741 69.9109 70.6262 
y=0.035 57.4253 57.7468 57.7587 57.5794 58.4567 58.8369 58.5908 
y=0.036 50.1313 49.0189 51.1164 49.1367 51.0392 50.2997 49.7731 
y=0.037 41.8047 42.4319 43.2143 42.8302 44.1688 43.5538 43.0789 
y=0.038 38.5571 37.4258 38.4133 37.9593 38.1071 38.2601 37.9564 
y=0.039 33.1036 33.6018 34.4352 34.0968 35.1416 34.1553 34.0196 
The results seem a little strange that under coarse mesh they seem more 
consistent with the reference value. Particularly, in the first group with 105 
elements, the results under the condition of fewer eigenvalues seem better than 
that with more eigenvalues. Such results are against our intuitive estimation. 
Before further analysis, let’s first check the color-scale maps under those 
conditions to have more evidence. The temperatures of 8400 points in the heat 
source region from (0.0305, 0.0185) to (0.0365, 0.0325) were calculated in order to 
prevent some irregular temperature at the corners, especially under the condition 
of low mesh density. The result from the COMSOL is put in each group of figures 
for comparisons. 
  
Fig. – 43 Analytical-Numerical coupled thermal solution under Nm=105  
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Fig. – 44 Analytical-Numerical coupled thermal solution under Nm=420  
 
Fig. – 45 Analytical-Numerical coupled thermal solution under Nm=1680  
Obviously, the consistency of the temperature of those ten points cannot guarantee 
that the coarse mesh has the better performance, because the corresponding color 
map is quite different from the reference one. We can see that by increasing the 
mesh density of the heat source the color map is getting more consistent to the 
reference one, especially the temperature at the boundary of the heat source is 
getting less than that of the center, though the range of temperature is not 
consistent so well. Moreover, by increasing the number of eigenvalues, both the 
color maps and the temperature range are getting closer to the reference one 
under the second and third mesh density. Under the coarse mesh of the first group, 
the errors generated in the central difference approximation seem dominant in the 
results and further increasing the number of eigenvalues cannot improve the 
accuracy. Such variation of the results has verified our previous judgement that by 
increasing the mesh density in the high conductive copper layer, the accuracy of 
the analytical-numerical coupled solution can be improved. Next, let’s check the 
map under much finer mesh density and higher number of eigenvalues.  
Since the temperature 
distribution is usually 
not linear and contains 
a lot of high order terms 
in the Taylor series, for 
the numerical solution, 
the structure should be 
discretized to a 
relatively fine level 
compared to that in the 
electric analysis in order 
to reduce the errors of 
the central difference 
approximation. However, 
it can be concluded that 
the numerical errors 
under a certain mesh 
density have already been fixed, further increasing 
the number of eigenvalues just reduces the 
calculation errors of the analytical solutions under 
the certain ‘boundary condition of the numerical 
error’. This is just a defect in the coupled solutions.  
2.3.3 Electrical-Thermal Coupled Solution 
2.3.3.1 Electrical-Analytical Coupled Solution 
 As shown in Section 1, in the methodology for 
electric analysis the electrical conductivities of 
discrete elements in tracks are derived based on 
the temperature distribution. The relation we used is 
the temperature dependent electrical conductivity 
formula: 
1 ( )
r
rTCR T T
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 
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                   (54)  
Where Tr is a reference temperature, σr is the electrical conductivity under the 
reference temperature and TCR is the temperature coefficient of the material. For 
copper, this coefficient is 0.0039. Some approximate interpolation methods as 
given in equations (5) and (6) have been proposed for calculating the electrical 
conductivity of each grid node based on averaging the temperatures of adjacent 
cells. On the other hand, the validity of the triangle integrations of (39) for triangle 
heat sources in the analytical solution should be examined too. Hence, for testing 
these methods, the electrical solutions were first coupled with the thermal analytical 
solutions so that the influence of the numerical analysis of the heat spreading can 
be prevented. A one-layer structure with a two-terminal track on the top shown in 
Fig.47 was used in the test. The dimension of the board is 77mm x 68mm x 1.2mm, 
the track thickness was set to 35μm. The thermal boundary condition was kept the 
same as the previous layout. The number of square cells in the track is 2839 and 
 
Fig. – 47 layout of one-
layer structure with a two 
terminal track 
  
Fig. – 46 Analytical-Numerical coupled thermal solution 
under Nm=6720 and Ne=200 
57 
 
the total number of nodes is 3032. Ne was set to 50. The terminal conditions of one 
initial voltage 0.1V and one initial current 15A were set during the tests. In the 
COMSOL model, the track was meshed in 2294 elements and the total number of 
the elements in the structure is 16934. By further increasing the mesh density in 
the COMSOL model, the temperature distribution almost kept the same. The color-
scale maps of the simulation results are given below (left figures from the coupled 
solver, right ones from the COMSOL): 
 
Fig. – 48 NID from electrical-analytical coupled analysis under Iin=15A 
 
Fig. – 49 Joule heating from electrical-analytical coupled analysis under Iin=15A 
 Fig. – 50 Temperature from electrical-analytical coupled analysis under Iin=15A 
 
Fig. – 51 NID from electrical-analytical coupled analysis under Vin= 0.1V 
 
Fig. – 52 Joule heating from electrical-analytical coupled analysis under Vin=0.1V 
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Fig. – 53 Temperature from electrical-analytical coupled analysis under Vin=0.1V 
From the color maps, similar distributions have been given from two programs, 
especially the temperature. The consistencies of the temperature have 
demonstrated that the algorithm of calculating the integration of triangle heat 
sources is correct. However, there is a little influence on the current density 
distribution and the Joule heating distribution at the corners by the interpolation 
method. Because the interpolation methods under relative low mesh density could 
generate some errors. Hence, the accuracy and the efficiency of the coupled 
solution are not as high as that under the condition when the temperature influence 
was not taken into account as shown in the results given in Section 1. However, 
the thermal analytical solution shows acceptable accuracy and efficiency as the 
example given in subsection 2.3.2. 50 pairs of eigenvalues seem sufficient for 
achieving high accuracy when only the analytical solution of temperature is solved.  
2.3.3.2 Fully Coupled Electrical-Thermal Solution 
2.3.3.2.1 Heat Spreading Effect in Tracks 
Next, let’s integrate the numerical solution for heat spreading in the upper example. 
As discussed in subsection 2.3.3, high accuracy of the analytical-numerical 
coupled solution could be obtained under relatively high mesh density and large 
number of eigenvalues. For the upper layout, after testing the solutions under 
different numbers of eigenvalues, relatively consistent results were obtained by 
increasing Ne to 200 without further increasing the mesh density. The results are 
shown in the following figures. 
 Fig. – 54 NID from electrical-thermal coupled analysis under Iin=15A 
 
Fig. – 55 Joule heating from electrical-thermal coupled analysis under Iin=15A 
 
Fig. – 56 Temperature from electrical-thermal coupled analysis under Iin=15A 
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Fig. – 57 NID from electrical-thermal coupled analysis under Vin= 0.1V 
 
Fig. – 58 Joule heating from electrical-thermal coupled analysis under Vin=0.1V 
 
Fig. – 59 Temperature from electrical-thermal coupled analysis under Vin=0.1V 
From the maps, we can see that the heat spreading effect is obvious even in thin 
copper tracks. The maximum temperature through the track has reduced about 
20°C after considering such effect compared to the results in 2.3.3.1. Hence, the 
temperatures at the bending corners with high Joule heating rates are not much 
higher than other cooler regions with low Joule heating rates. On the other hand, 
due to the heat spreading effect, the distribution of the total current density seems 
not to be influenced a lot by the temperature, because the short range of the 
temperature difference through the track limits the range of the difference of 
electrical conductivities in different regions.  
2.3.3.2.2  A Structure with Two Metal Layers 
So far, we have verified the basic principles of the analytical-numerical coupled 
solution and the electrical-thermal coupled solution. Next, let’s try to apply the 
solutions for analyzing a two-metal-layer structure that includes both tracks and 
vias. The two-layer layouts are shown as follows.  
  
Fig. – 60 Layout of the structure with two metal layers 
The board dimension is 70mm x 34mm x 1.6mm. The thickness of the tracks was 
set to 18µm and the wall thickness of the vias was set to 1mil (25.4µm). The 
diameter of the via void region was set to 2mm. The initial conditions of the tracks 
and the pads are given in the following table: 
Table 2-3 Electrical Initial conditions of two metal layers 
 Pad1 Pad2 Pad3 Via1 (2
nd
 layer) Via2 
Initial conditions -3A -5A -3A -3A 12V 
According to the layout maps, there are totally 13811 cells in the tracks. The 
number of eigenvalues in this model was increased to 270 pairs for obtaining 
relatively high accuracy. For comparison, the model in the COMSOL was also built, 
in which the tracks were meshed in 4717 elements, and the total number of 
elements in the structure is 45203. The two small cylinder voids of the vias were 
included in the COMSOL model, but the heat transfer between the via walls and 
the ambient were neglected due to the small areas of the walls. During the test, we 
found that further increasing the number of elements in the COMSOL model 
changed quite little the thermal distribution, so that the results of such model can 
be used as reference results. The simulations were run in two ways. First, the 
existence of the vias was neglected, and then in the second time they were 
included. The color-scale maps of the results are shown in the following figures. 
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Fig. – 61 EP distribution in the first metal layer with vias 
 
 
Fig. – 62 Volume Joule heating rate in the first metal layer with vias 
 
Fig. – 63 Total current density in the first metal layer with vias 
 
Fig. – 64 Temperature in the first metal layer with vias 
 
 
Fig. – 65 Temperature in the first metal layer without vias 
 
 
Fig. – 66 EP distribution in the second metal layer with vias 
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Fig. – 67 Joule heating rate in the second metal layer with vias 
 
 
Fig. – 68 Total current density in the second metal layer with vias 
 
 
Fig. – 69 Temperature in the second metal layer with vias 
 
 
Fig. – 70 Temperature in the second metal layer without vias 
 
Fig. – 71 Temperature of the top surface from the COMSOL with vias 
Based on the results, the thermal contributions of the two vias in this structure are 
not obvious. Hence, the tracks play the key role in spreading the heat even though 
the thickness of the tracks is only 18μm, less than that of the vias. The last map of 
the surface temperature was obtained from the COMSOL, from which we can see 
the much larger temperature gradients on the insulating part on the surface than 
that in the tracks. Hence, the horizontal-thermal-conduction contributions of the 
vias could be influenced significantly by the insulating materials, and the tracks 
contribute a lot the heat spreading on the PCB surface due to the much larger 
covered areas than the vias. The consistencies of the results between two 
programs further support our previous approximation of the horizontal thermal 
homogeneity in the insulating layer. However, so far the efficiency of the coupled 
method has been mainly influenced by the requirement of a large number of 
eigenvalues. For this two-layer layout map, it took more than 1 hour to prepare all 
the thermal resistance matrices under 270 pairs of eigenvalues, even though 
building the CAD model in the COMSOL also took the similar period.  
2.3.3.3 Thermal Vias  
Interestingly, in the example given above, the vertical heat transfer contributions of 
the vias are also not as significant as the efficient heat spreading in the tracks. This 
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could be due to the relative large areas of the via pads and the similar covered 
areas of the tracks on both surfaces. Let’s further check the heat transfer 
contributions of vias by modeling the heat transfer from the footprint region of a 
power mosfet to the PCB. The following figure shows the footprint layout of the 
power mosfet STB20N95K5 fabricated in D
2
PAK package [60]. This mosfet has 
been used in a multi-phase 
interleaved DC-DC converter that we 
recently designed in the Lab. Due to 
the relatively high heat generated in 
the devices and limited space of the 
converter, all the PCBs in the 
converter will be mounted on a metal 
heat sink. Hence, the heat generated 
from the devices can be considered 
mainly transferring to the heat sink 
through the PCB. Based on the 
method [61] for calculating the power 
loss of mosfets in buck topology, the average loss of one mosfet could reach 3.4W 
under the full power condition in the converter. Let’s try to model such thermal 
problem in our solvers and the COMSOL.  
The heat generated in the mosfet can be assumed mostly transferred to the case 
region (7.5mmx8.5mm) attached to the bottom metal spreader due to the much 
larger areas of the spreader than the pins. The heat transfer from the top surface of 
the mosfet can be neglected due to the still air in the converter and the thermal 
resistance of the plastic package that is much higher than the one between the 
junction and the metal spreader. Based on the upper layout dimension, the surface 
heating flux of the footprint layer is about 5.33 x10
4
 W/m
2
. The footprint metal layer 
is 35 μm thick. The heat sink on the bottom of the PCB can be assumed as a cold 
plate at the maximum acceptable ambient temperature of the PCB, 60°C. The 
mosfet was assumed to be mounted on a PCB with one insulating layer of 2mm 
thick. The heat spreading through the tracks connected to the pins and other 
thermal diffusion channels in the PCB were neglected.  
On the other hand, due to the existence of the solder mask on the bottom surface, 
a little thermal resistance on the bottom surface of the PCB should be taken into 
account in the model. The typical thermal conductivity and the thickness of the 
solder mask are about 0.25 W/mK and around 1mil respectively [62], so that the 
equivalent thermal resistance is about 0.0001m
2
K/W. Furthermore, due to the 
relative low dielectric strength of the solder mask (about 500V/mil) [63,64], one 
layer of insulating film [65] (0.25mm thick, thermal conductivity is about 1W/mK)  
should be attached to the bottom of the PCB to isolate the metal tracks and pads 
from the metal heat sink. The film will further increase the thermal resistance of the 
bottom surface to 0.00035m
2
K/W, as equivalent to an average HTC of 2857W/m
2
K. 
A small PCB size (22mm x 25mm) was assumed in the simulations in order to 
neglect other thermal diffusion channels in the PCB. During modeling, the number 
of eigenvalues was set to 200 pairs and there are 7495 elements in the footprint 
region. In the COMSOL model, the small structure was meshed in 77516 elements 
with 7898 elements in the footprint region. The temperature results in the footprint 
region are shown in the following figures: 
 
Fig. – 72 D
2
PAK Footprint Layout 
 
 Fig. – 73 Temperature of the footprint of a power mosfet without vias  
 
Since the temperature of the pin footprint is close to 60°C, only the distributions in 
the metal spreader region are given to show clearly the colorful contours of the 
temperature distribution. We can see that due to the high thermal resistance of the 
PCB, the temperature rise in the footprint region is too high to be accepted, even 
though there is a cold-plate attached to the bottom. Hence, we tried adding some 
thermal vias in the footprint regions in order to reduce the thermal resistance 
between the heat sink and the device. Based on the thermal resistance analysis of 
vias in Section 2.2.1, it seems that if 9 small vias (each with the wall thickness of 
25.4µm, 1mm internal diameter and 1.5mm external diameter of the via pad) are 
uniformly placed in the footprint region, the average temperature could be reduced 
to less than 100°C.  Then such theoretical calculation was further tested in two 
programs. Due to the existence of via voids, the surface heat flux from the mos to 
the footprint layer increases to about 6.0 x 10
4
 W/m
2
.
  
On the other hand, since the via walls are the major vertical heat transfer channels 
in this model, the vertical thermal resistance of the circle via wall should be kept the 
same in both programs. In the cell centered mesh grid, the circle is not possible to 
be perfectly reconstructed. In the layout map with nine vias, the equivalent 
perimeter of a via wall is about 2.9 mm less than 3.1416mm, the actual perimeter 
of the circle. However, to only calculate the vertical heat transfer through the via 
wall, the unit-length vertical thermal conductance of the via wall along the circle can 
be increased a little in the thermal solver to obtain an equivalent thermal 
conductance along the whole circle via wall. Hence, according to the perimeter 
ratio of the internal circle between two models, the thermal conductance between 
each pair of via cells connected through the via wall on both surfaces was set to 
1.0844 times of the original value in the thermal solver, and the influence of the 
difference in the circle perimeter in both programs can be approximately 
eliminated. On the other hand, due to the existence of the vias, there is another 
metal layer (7.5mm x 8.5mm x 35µm) attached to the bottom surface with the same 
dimension of the heating region on the top. The temperature results of the footprint 
region are given as follows: 
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Fig. – 74 Temperature of the footprint with thermal vias  
We can see that the temperature of the footprint region has been significantly 
reduced due to the efficient heat transfer in the vias. The similar distributions 
between the two maps have verified the algorithm of calculating the vertical thermal 
conduction in vias, and the accuracy of the coupled analytical-numerical solution is 
not influenced too much by the inhomogeneity of the structure. Then based on the 
absolute thermal resistance of θ,JC (0.5°C/W) given in the datasheet [60] of the 
mosfet, under such a worst condition the average junction temperature could be 
less than 106°C.  
2.3.3.4 Horizontal Heat Transfer Contributions of Vias  
However, due to the uniform heat flux in all the via pads and the quasi one-
direction heat transfer channel from the top to the bottom, the temperature is quite 
uniform at via pad regions and the influence of the horizontal heat transfer through 
the vias is not obvious. Next, let’s change the distributions of the surface heat flux 
and the thermal boundary conditions of the upper footprint layout to investigate the 
contributions of the horizontal heat transfer in the vias. Let’s assume that the heat 
flux is only transferred into the first via in the first row, and the heat generation rate 
was assumed 0.5 W in such small via pad region, so that a relative high heat flux, 
about 5.1 x 10
5
 W/m
2
, was assumed to transfer into the board. The HTCs at both 
surfaces were set to 10 W/m
2
K and the ambient temperature was set to 20°C. The 
modeling results are given below: 
 
Fig. – 75 Surface Temperature of the via array with initial heat flux through one via 
It can be seen that even under such dense placement of vias, neglecting the 
horizontal heat transfer through the vias didn’t significantly influence the accuracy 
of the model. Moreover, there is only a little difference in the temperature range at 
the footprint where the temperature range from the COMSOL model is about one 
degree lower than that from our model due to the little contribution of the vias to the 
heat spreading on the surface. The numerical errors also influence a little the 
accuracy of the maximum temperature, which should be a little higher than that in 
the COMSOL. However, the tracks contribute to mostly the heat spreading from the 
surface heat source and the horizontal heat transfer contributions of the vias have 
been restricted a lot by the insulating materials around the vias. Therefore, our 
approximation of neglecting such effect is reasonable and the insulating layers in 
the PCB can be usually considered homogeneous when the surface heat 
spreading contributions of the tracks and the vertical heat transfer contributions of 
the vias are regarded as additional thermal boundary conditions.  
2.4 Conclusions 
The modeling methodology proposed for thermal analysis of the PCB structure is 
mainly based on the coupled analytical-numerical solution. The FVM-based 
numerical solution has been used for analyzing the heat spreading through tracks 
and the vertical thermal conduction in vias. Furthermore, the numerical solutions 
can be also developed for taking into account the non-uniform HTC distribution on 
PCB surfaces and the influence of IC packages. The approximation of neglecting 
the thermal contributions of vias in the horizontal directions has been testified to be 
reasonable based on the analysis and the modeling results. Hence, the insulating 
layers in a PCB can be approximately considered homogeneous and the Fourier-
series-based analytical solutions can be applied for thermal analysis of insulating 
layers. By further including the thermal contributions from right-isosceles-triangles 
heat sources, the joule heating due to the direct current flowing in the tracks with 
45° inclined boundaries can be accurately analyzed.  
The consistencies of the modeling results between the thermal solver and the 
COMSOL, under the analysis of the analytical solution, the coupled analytical-
numerical solution and the coupled electrical-thermal solution have validated the 
proposed methodology. However, the central difference approximation in the 
numerical solution could influence the accuracy of the analytical solution. Further 
refining the mesh grid is a practical way to reduce such kind of errors, though this 
will increase the operational burden in the programs. Certainly, our methodology 
could not be suitable for non-rectangular PCBs or the PCBs with relatively large 
holes. On the other hand, for further developing the methodology, the symmetry of 
the structure could be used for reducing the operational burden, and the algorithm 
for dealing with irregular boundaries in the analytical solution should be 
investigated. Furthermore, since in the analytical solution heat sources in different 
dimensions can be taken into account at the same time, multiple mesh grids could 
be useful for analyzing the thermal contributions of different heat sources in 
different grids, thus both high efficiency and high accuracy could be achieved. The 
proposed methodology may be also integrated within other thermal models for 
integrated circuits to take into account the thermal influence of the PCB structure. 
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